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Abstract
Reduction of Near-Field Grating Lobes
in Sparse Acoustic Phased Arrays
Dylan Rudolph
Acoustic phased arrays with inter-element spacings of greater than one half-wavelength will
produce grating lobes that decrease the usefulness of the array. With many array config-
urations, the near-field and far-field character of these lobes is significantly different — an
optimization of the array configuration to reduce grating lobes in the far-field can have little
bearing on the performance of the array in the near-field.
The focus of this thesis is the reduction of grating lobes in the near-field by iterative opti-
mization. Genetic algorithms are employed to choose inter-element spacings which are able
to reduce the magnitude of grating lobes at select distances in the near-field. The genetic
algorithm produced configurations that are theoretically able to suppress grating lobes in
the near-field.
In order to verify the efficacy of these configurations, a hardware test platform was con-
structed. The platform permits largely automated evaluation of the near-field character of
arbitrary array configurations. Using the test platform, several of the arrangements were
constructed and evaluated. The results of these evaluations confirm that it is possible to
reduce the grating lobes of sparse phased arrays in the near-field.
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Chapter 1
Introduction
1.1 Scope of Works
The focus of this thesis is the reduction of grating lobe magnitude in the near-field of sparse
phased arrays by means of optimal element placement. To the author’s knowledge, this is
a novel task; see Section 2.4 for additional details. Most of the analysis is generalized as to
apply to both electromagnetic and acoustic phased arrays, but acoustic phased arrays are
the primary interest.
Consideration is not given to other means of reducing the magnitude of grating lobes, such
as unequal sizing, weighting, or shape of the elements. However, the techniques described
here may be able to augment other methods of optimization.
1.2 Motivation
It is not always possible to arrange phased arrays such that the spacing between their elements
is less than one half of their operating wavelength. This may be due to manufacturing
constraints, or the need for a large aperture. Under this circumstance, effectiveness-robbing
grating lobes will be produced.
In the case of an imaging sonar — the primary application focus of this thesis — grating lobes
will cause ghosting and directional ambiguity. This is due to the inability of a beam-forming
1
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system to effectively distinguish acoustic signals originating in the direction the grating lobes
from those originating in the direction of the main lobe. See Section 5.3 for further discussion.
Reduction of grating lobes can be accomplished by cleverly choosing an aperiodic arrange-
ment of the elements. Most methods of choosing an aperiodic spacing of the elements attempt
to reduce grating lobes on the far-field — at distances much greater than the size of the ar-
ray. For many applications, this is not a problem. However, for some phased array imaging
applications, it may be necessary to operate in the near-field.
If it can be shown that it is possible to optimize sparse arrays to work reasonably well in the
near-field, device manufacturing constraints can be relaxed, and devices with larger apertures
can be produced. Larger apertures could permit greater transmit power and resolution.
Among the possible application fields are: medical ultrasound, mechanical test and inspec-
tion, architectural surveying, millimeter-wave antenna applications, and maritime/terrestrial
acoustic imaging.
1.3 Research Questions
This thesis hopes to answer the following:
1. Is it possible to arrange the elements of a sparse phased array such that the array can
be operated effectively in the near-field?
2. If the array is optimized to work well in the near-field, to what extent does it lose
performance in the far-field?
3. How do the physical parameters of the array affect its performance in the near-field?
Additionally, it would be useful to find the cutoff points of physical array parameters at
which the array no longer provides a certain level of performance. In order to do this, several
representative test cases must be constructed.
Chapter 2
Background and Theory
2.1 Phased Arrays
Phased arrays, acoustic or electromagnetic, can be used to produce a desired beam directivity
pattern [1]. This pattern can be produced in both transmitting and receiving arrays. The
exact character of the directivity of the array is dependent on a number of its physical
parameters. Phased arrays can be designed to produce a high radiated power in certain
directions, while reducing the radiated power in other directions. They can also be designed
to be particularly receptive to signals in one direction, while suppressing signals in another
direction.
Though phased arrays are not limited to being arranged along a line — they could have any
physically-realizable configuration — the analysis here will focus on line array configurations.
A line array is sufficient for altering the directivity along one angular axis. A planar or three-
dimensional array is required to control the directivity along both angular axes.
The principle on which acoustic phased arrays operate is the constructive and destructive
interference caused by the superposition of propagating pressure waves. Similarly, the prin-
ciple on which electromagnetic phased arrays operate is the superposition of propagating
electric and magnetic fields.
The beam pattern of a phased array can be steered in different angular directions by intro-
ducing a phase delay in the elements. Figure 2.1 demonstrates this steering — a cascaded
3
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θ 
Figure 2.1: Spatial visualization of wave propagation very close to an eight-element steered
phased array at a single point in time. The elements are spaced 0.2 λ apart. The large black
circles indicate the wavefronts of the individual elements, where the rightmost element has
the most leading phase. The dots indicate the locations of the numbered elements. The
arrow indicates the direction of the combined wavefront propagation. The steering angle
off-broadside θ is also shown.
delay in the elements causes the propagation of the combined wavefront to be directed. If
Figure 2.1 depicted the pattern of an acoustic array, the different colors would indicate dif-
ferent pressure magnitudes. If it depicted the pattern of an electromagnetic phased array,
the different colors would indicate the magnetic or electric field induced by the antennas1.
The required time delay ∆τn for element n to produce a given steering angle θ is:
∆ τn =
− dn sin θ
c
(2.1)
Where c is the wave propagation speed in the medium2, and dn is the distance between the
element and some reference point along the array axis. In Figure 2.1, the reference point is
declared to be the first element, so d2 is the distance between element 2 and element 1.
1All color-graded plots are colored such that blue indicates greater values, and red indicates lesser values.
2This notation is common in papers concerned with underwater acoustics.
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In two-dimensional Cartesian coordinates, the pressure P (x, y, t) resulting from a single point
source at a given time t and point (x, y) is:
P (x, y, t) =
A
Dxy
cos
(
2pif
(
t−∆τ − Dxy
c
))
(2.2)
Where A is an amplitude scaling factor for the point source, f is the operating frequency of
the source, ∆τ is an induced steering delay, c is the wave propagation speed, and Dxy is the
distance from the location of the source to the point (x, y). Note that the amplitude scales
inversely proportional to distance — the so-called one over r law. An evaluation of Equation
2.2 is shown in part A of Figure 2.2.
(a) One Element (b) Two Elements
(c) Three Elements (d) Six Elements
Figure 2.2: Visualization of pressure fields as described in Equation 2.3 at one point in
time, for several different numbers of elements. The color axis is scaled logarithmically to
better illustrate the propagating wavefronts. Higher pressure magnitudes are shown in blue,
lower pressure magnitudes are shown in red. All elements have the same A, ∆τ , and f .
Because the pressure as the result of many point sources will be the combined effect of each
of the point sources, we can conclude that the pressure at any point (x, y, t) for N unique
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point sources operating in a linear medium will then be:
P (x, y, t) =
N∑
n=0
[
An
Dxyn
cos
(
2pif
(
t−∆τn − Dxyn
c
))]
(2.3)
Where the amplitude scaling, steering delay, and location can be different for each element.
Figure 2.2 is a visualization of the complex interactions that permit phased arrays to function.
Because Equation 2.3 has a time-varying component, it does not lend itself well to the
evaluation of the radiation pattern of an array. In order to resolve this, we can evaluate the
pressure field over all time and find the maximum value. That is:
P (x, y) = max {P (x, y, t)} ∀ t (2.4)
Figure 2.3 is an example of this type of evaluation. Because the pressure at a given point
will be periodic, it is only necessary to evaluate over one period.
(a) 1.25 wavelengths spacing (b) 1.75 wavelengths spacing
Figure 2.3: Visualization of the pressure magnitude field and grating lobes of a twelve-
element line array for two different inter-element spacings. Blue areas indicate greater pres-
sure magnitude.
A sparse phased array is defined as one where the elements are spaced more than one half-
wavelength (λ) apart. Sparse arrays suffer from grating lobes — side lobes with magnitude
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equal to the main lobe, but different angular location. The angular location of the side lobes
is dependent on the spacing between the elements. Wider element spacing causes side-lobes
that are angularly closer to the main lobe. Figure 2.3 demonstrates this.
More generally, grating lobes will appear at angle θl according to:
cos(θl)− cos(θ0) = nλ
d
(2.5)
Where θ0 is the steered angle of the main lobe, and n is the set of integers. If we wanted the
grating lobes to be no less than 90◦ off-axis, we would need an inter-element spacing of no
more than λ.
A more convenient method of plotting the character of side lobes is to plot the angle off-
broadside along the horizontal axis, and the reduction from the maximum lobe along the
vertical axis, for a given distance r. That is:
RPV (θ) = 20 log10
(
P (r, θ)
)− max{ 20 log10 (P (r, θ)) ∀ θ } (2.6)
Where RPV (θ) is the Reduction from Peak Value, given in decibels, and P (r, θ) is the circular
coordinate-system equivalent of P (x, y) as defined in Equation 2.4. This representation is
shown in Figure 2.4.
The goal of an optimized phased array is to reduce the Relative Side Lobe Levels (RSLL).
Figure 2.4 shows the RSLL for one angle. Under all conditions in which the main lobe is the
lobe of greatest amplitude, RSLL(θ) = RPV (θ) for all θ outside the main lobe. For θ in the
main lobe, the RSLL is undefined.
Because the RSLL is defined in terms of the main lobe amplitude, not the maximum value, if
the main lobe is not the strongest lobe, the RSLL can have positive values, unlike RPV (θ).
The Maximum RSLL is defined as: max{RSLL(θ) ∀ θ}.
For a sparse phased array, an aperiodic spacing of elements is required to reduce the Maxi-
mum RSLL. A logarithmic array configuration is one type of aperiodic configuration that is
capable of reducing grating lobes in the far field; it has an inter-element spacing of [2]:
∆Xi = (1 + α) ∆Xi−1 (2.7)
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Where ∆Xi is the distance between element i and the neighboring previous element, and α
is a constant which determines the degree to which the elements are spaced out. The effect
of a logarithmic array on the far-field grating lobes is shown in the blue line of Figure 2.4.
Figure 2.4: Comparison of two different sixteen element arrays in the far field. [Left,
Black] is linear array with an inter-element spacing of 1.25λ. [Right, Blue] Is a logarithmic
array with an average spacing of 1.25λ and α = 0.05.
The boundary condition between near-field distances and far-field distances should be noted.
For large arrays, this transition distance is the Fraunhofer distance, defined as [3]:
df =
2D2
λ
(2.8)
Where df is the Fraunhofer distance, D is the maximum size of the array, and λ is the
wavelength of the radiator. For a sense of scale, an evaluation of Equation 2.8 for D = 0.3
meters and λ = 0.0085 meters, which corresponds to a 40 kHz transducer in air, yields:
df =
2 (0.3)2
0.0085
= 21.2 meters (2.9)
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The phased arrays in Figure 2.4 are focused at infinity. That is: they produce a pattern
which is designed to operate in the far field. This does not need to be the case. It is possible
to apply delays to each of the elements such that they produce their maximum constructive
interference at a single point in space. This is known as focusing, and is no different than
the focusing of conventional visible-light optics.
Figure 2.5: Comparison of the focusing performance of three different sixteen-element
arrays in the near field. The yellow dots indicate the nominal focus points. The circles
indicate the points of evaluation in the bottom plot. [Left, Black] is linear array with an
inter-element spacing of 1.25λ. [Middle, Blue] Is a logarithmic array with an average spacing
of 1.25λ and α = 0.05. [Right, Green] is also a linear array with an inter-element spacing of
1.25λ, now focused at a point off-axis.
Figure 2.5 demonstrates the effect that the focusing of arrays can have on their response in
the near field. There are several ways to determine the delays required at each element to
focus to a certain point. One programmatically simple way to do so is to set time delays for
each of the elements so that they will all arrive at the same time as the first element. This
can be calculated based on the distances between the elements and the focusing point (x, y).
That is:
∆τn =
Dxyn −Dxy1
c
, n = 1, 2, ... N (2.10)
Chapter 2. Background and Theory 10
Where ∆τn is the time delay at element n, N is the number of elements, Dxyn is the distance
between the point (x, y) and the element n, and c is the propagation speed in the medium.
2.2 Acoustic Elements
Acoustic transducer elements, especially those with large apertures relative to their operating
wavelengths, will have considerable directionality. The measured response of the transducer
used in the array evaluations, the Kobitone 255-400SR12M-ROX3, is shown in the dashed
black line of Figure 2.6. This response was obtained by the collection method described in
Chapter 4, where a single element was used instead of an array.
Figure 2.6: Response of acoustic phased array composed of elements with directionality.
The envelope, or response of a single element, is given with a dashed line. The solid black
line is the far-field response of a periodic phased array of 12 elements spaced at 1.5λ, The
solid blue line indicates the same array steered 10◦ positive.
It might initially seem as if a highly directional response is beneficial, in that it reduces the
magnitude of the grating lobes. However, for any application that requires an electronic
steering of the beam, the directionality of the acoustic elements is of mixed benefit — if
the beam is steered far enough to one side, the grating lobes and main lobe will become of
equal magnitude. As seen in Figure 2.6, the grating lobes also steer along the envelope of
the single-element response.
The model described in equation 2.3 needs to be modified for acoustic arrays to account
for this directionality, The response Rxyn of each of the elements will be multiplied by the
3http://www.mouser.com/ds/2/209/KT-400482-193462.pdf
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element patterns described in equation 2.3. This results in equation 2.11.
P (x, y, t) =
N∑
n=0
[
AnRxyn
Dxyn
cos
(
2pif
(
t−∆τn − Dxyn
c
))]
(2.11)
Where Rxyn is dependent on the angular location of the point (x, y) relative to element n.
Electromagnetic antenna elements can also have a directionality, which can cause an effect of
the same form as Equation 2.11. Additionally, both electromagnetic and acoustic elements
may have phase variation as a function of off-broadside angle [4]. This effect is not included
in the model described by 2.11.
2.3 Genetic Algorithms
Genetic Algorithms (GA) are a biologically-inspired method of determining a viable solution
to a problem, based on an iterative search. They mimic the evolutionary processes of muta-
tion, crossover, and selection to find the most fit solutions to a complex problem. In broad
terms, a GA does some combination of four things [5]:
• Mutate: Infrequently change attributes of population members at random.
• Crossover: Infrequently swap some attribute of a member of the population with
another member of the population.
• Prune: On each iteration, choose the best members of the population.
• Reproduce: Based on the best members of the population, produce a new population.
The population is a set of possible solutions. The attributes of each solution are canonically
called chromosomes or its genotype. The GA will usually start with a random initialization of
chromosomes for each member of the population, followed by an iterative process composed
of some combination of the above four functions, until some stop criterion is met.
The exact implementation of each of the GA functions is a substantial design decision. The
details of the implementations used for this analysis are given in Chapter 4.
GAs can be used to provide a viable, if not near-optimal, solution to a complex problem
[5]. In order to do this, in addition to properly creating the GA functions, a good way of
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determining the fitness of a member of the population must be found; this is generally called
the cost function. The cost function used for analysis is also discussed in Chapter 4.
2.4 Previous Research
The author was unable to find any published academic research concerning the optimization
of inter-element spacing to reduce grating lobes in the near field for sparse acoustic arrays.
However, many research efforts are quite related.
Both [6] and [7] describe phased array simulation models which are intended to be accurate
in the near field. These provide a cross-reference for the model described in the previous
sections of this chapter. The model in [7] is derived based on linear antenna arrays. While
it is not directly applicable here, there are some key similarities. The model in [6] describes
an electronically steered, linear acoustic phased array. Their model is the phasor-notation
equivalent of Equation 2.11. The key difference between the model described in [6] and the
model of this thesis is that in [6], two equations are derived — one for transmitter elements
and one for receiver elements (although the resulting equations are virtually identical).
The far-field reduction of side lobes for electromagnetic phased arrays has been greatly
researched. The author of [8] describes a deterministic method of reducing the sidelobe
level in the far field for linear arrays. Another deterministic method for suppressing side
lobes is suggested in [9], though the application focus is broadband planar electromagnetic
phased arrays, so their research is less applicable.
Along with the deterministic methods, much research has been dedicated to iterative opti-
mization of the locations of elements. The authors of [10] optimize the locations of dipole
antenna elements by genetic algorithms. Because the elements of an acoustic array are phys-
ically large in surface area, unlike dipole antennas, the GA optimization scheme in [11] is
closely related to the optimization scheme of this thesis.
Acoustic imaging is generally an active process (in that both transmitting and receiving
elements are used), so research dedicated to the optimization of arrays combining transmit
and receive elements is pertinent. Two examples of research into this manner of optimization
are shown in [12] and [13].
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Comparatively little research concerns acoustic imaging in air. However, the authors of [14]
and [15] construct a device which makes use of a very similar type of transducer as is used in
this thesis. They have built an active imaging sonar from a small number of sparse elements
for the purpose of mobility aid for the visually impaired. Though the research goals of
these documents are quite different than the research goals of this thesis, their method of
construction and electronics are quite similar.
The authors of [16] show that is possible to reduce the grating lobes of a sparse acoustic
phased array for medical applications. They make use of focusing, directivity, and sparse
randomized placement of elements to produce a desirable beam pattern.
It is worth mentioning, though not directly related to the goals of this thesis, that there are
ways of reducing grating lobes without altering the placement of elements. One way to do this
is to design element shapes that result in a desired beam directivity pattern. An example of
this for electromagnetic antennas is shown in [17], an example for acoustic elements is shown
in [18].
Chapter 3
Hardware and Software
This chapter describes the hardware and software that needed to be made to evaluate arbi-
trary phased array configurations. Many of the major design decisions for both the hardware
and software, along with the reasons behind them, are presented.
It is worth noting that the design, implementation, and testing of the hardware represents
roughly one third of the time spent in this thesis study. Similarly, roughly one third of the
time was spent with the design and implementation of the software. So, the contents of this
chapter describe a majority of the work done.
On the next page, Figure 3.1 shows a block diagram of all of the major system components.
Within the Software/Computer superblock, the named subblocks indicate different soft-
ware libraries and how they interact. The Application Software usually consists of trivial
sequential function calls to these libraries, as they are abstracted to a very high level. Ad-
ditionally, arrows interacting with the Software/Computer superblock show which libraries
make use of each interface, based on the location that the arrows enter the block.
The Electronics superblock does not include things which are ancillary to system func-
tionality, such as power supplies and the clock signal generator. These things, are, however
addressed in the relevant sections of this chapter.
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Figure 3.1: System block diagram. In a general sense, arrows indicate interfaces and
direction of information flow, though they do not all share the same meaning.
3.1 Hardware
A considerable amount of hardware was designed, built, and tested. The different hardware
can be binned by purpose into two different categories: Electronics, and Acoustics/Mechan-
ical. A list of approximate hardware costs is given in Appendix A.
3.1.1 Electronics
The electronics category includes all custom PCBs, purchased evaluation boards, power
supplies, and mounting hardware. In order to fulfill the needs of the project, the following
broad requirements were set:
1. At least sixteen channels of ADCs and sixteen channels of DACs are needed to permit
reasonable array evaluation.
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2. Each ADC channel must be able to sample at well above the Nyquist rate of the
operating frequency of the transducers.
3. Each DAC channel must be able to update at a rate such that there will be a negligible
loss of steering capability due to phase-delay quantization1.
4. Each ADC channel must be amplified such that it can pick up the weakest anticipated
signal with a sufficient number of least significant bits.
5. Each DAC channel must be amplified such that it can drive the transducers sufficiently
under all operating conditions.
6. All of the data gathered from the ADCs must be communicated to an x86-based com-
puter at the rate at which it is sampled. (This ensures that the data may be easily
manipulated without the use of complication-creating buffers.)
7. The system must be reasonable portable. That is: it requires no large test equipment
or power supplies, and can fit in a container that can be moved by one person.
8. The system must be of reasonable cost and complexity.
Some rough calculations needed to be made based on these requirements in order to begin
making design decisions.
To satisfy the sample rate requirement, it is necessary to know the operating frequency
of the transducers. Virtually all commercially available ultrasonic transducers which are
impedance matched for air operate at either 25 kHz or 40 kHz. Because of this, a sample
rate requirement on the order of 100-500 kSps (kilo-Samples per second) was set.
If all of the transmitting elements of a DAC-based phased array are synchronized to the same
clock, the system must update the waveform of the transmitting elements quickly enough
that the steering performance of the array is not unacceptably degraded due to quantization
in phase delays. To satisfy the phase-quantization requirement, a requirement that no more
than 3◦ of quantization error would be permissible was set. Based on a number of small-
steering-angle simulations, this results in a side-lobe error level of no more than 5% for array
parameters similar to the array configurations under test. For a 40 kHz transducer, this
1 The effect of phase-delay quantization on waveform error is well known and researched, see [19] or [20].
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results in a DAC refresh rate of:
DAC Refresh Rate =
(
1
40× 103 s−1
3.0
360.0
)−1
= 4.8× 106 Hz (3.1)
Additionally, the resolution of the ADCs and DACs needed to be picked. The driving factor
for the ADC resolution was the dynamic range that would be needed to operate over a known
distance range, assuming that 1/r holds true and the amplifier gain is linear and fixed. For
distance ranges far from the array, the signal needed to span a sufficient number of least
significant bits (LSBs). For distance ranges close to the array, there could be no clipping of
the signal as a result of it being over-amplified.
It was decided that the farthest measurement distance required for testing would be no
farther than twenty times the closest measurement distance. Additionally, do ensure that
ADC sampling quantization had a minimal effect on the measurements, it was decided that
the power of the quantization noise should be on the order of 0.1% to 0.01% of the power of
the signal, which corresponds to a Signal to Quantization Noise Ratio (SQNR) of 30 dB to
40 dB. An approximate relation between SQNR and the LSB count for a sinusoid is [21]:
SQNR ≈ 1.76 dB + 6.02 log2(LSB Count) (3.2)
Based on Equation 3.2, a minimum LSB count of 64 was decided. An LSB count of 64 is a
round number which, with a corresponding SQNR of 37.9 dB, fulfills the SQNR criterion of
30 dB to 40 dB. Using this minimum LSB count and the operating distance ratio of twenty,
the necessary bit count of the ADC could be calculated:
ADC Bit Count = log2(64 Counts× 20) = 10.32 Bits (3.3)
So, it was decided that a 12-bit ADC would be ideally suited, though a 10-bit ADC could
provide marginally acceptable performance if necessary.
The required resolution for the DAC was determined to be dependent on the analog front-
end (AFE) of the DAC. The DAC would likely need to only generate sinusoidal waveforms.
Depending on the bandwidth of and slew rate of the amplifier, the resolution requirement
might be relaxed because the AFE may not pass high-frequency components of the signal.
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However, in order to begin making design decisions, it was decided that the DAC needed a
resolution of at least 8 bits.
With the ADC sample rate, bit count, and channel count in mind, a rough estimation of
data rate could be determined. This was calculated with a conservative additional protocol
overhead factor of 1.2.
ADC Data Rate = (16 Chan) (12 Bits) (4× 105 Sps) (1.2) = 92.1 Mbps (3.4)
It was assumed that the device controlling the DACs would store the output waveforms
locally, so no data rate calculation needed to be performed. The method of local storage
could be pre-loaded sets of waveforms in firmware, on-demand calculation of the waveform
points, or a system in which waveforms are loaded temporarily into memory.
Before making any additional design decisions, a system architecture must be chosen. It was
decided that each transducer element should be connected to one amplifier, which should
be connected to one ADC or DAC. This is the simplest configuration, and the most cost
effective. A diagram of this type of system is shown in Figure 3.2.
Figure 3.2: Data converter block diagrams. ADC-related components are shown in blue.
DAC-related components are shown in red.
Consideration needed to be given to amplifier selection. For the ADCs, the following require-
ment was set for the amplifier: The voltage across a receiver element must be amplified to
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at least one volt peak-to-peak for a signal that was transmitted at five volts peak-to-peak
and reflected off a wall located two meters away. One transmitter and one receiver element
were connected to a function generator and oscilloscope to reproduce the requirement con-
figuration. The voltage across the receiver element was measured to be 11 milli-volts peak
to peak. This results in a required voltage gain of 1.0/0.011 = 90.9. Additionally, a fully
differential amplifier would be of benefit to reduce the potential for common-mode noise.
It was decided that the DAC amplifier should have the bandwidth and slew rate to output
a 15 volt peak-to-peak 40 kHz sine wave. 15 volts was chosen because that is the maximum
suggested applied voltage for many of the 40 kHz transducers. Additionally, the DAC ampli-
fier should be capable of sourcing 15 milliamps of current under all conditions. Again, this
was based on the properties of the most common 40 kHz transducers.
Based on these requirements, the following design decisions were made:
• No off-the-shelf solutions exist which satisfy these requirements. A custom solution
must be designed and constructed.
• FPGA evaluation boards are generally capable of performing the task of serializing the
data and transferring it to and from a computer. Therefore, the design should be built
around an existing FPGA evaluation board.
• Many existing FPGA boards are equipped with high-speed VHDCI connectors — an
interconnect solution with sufficient bandwidth to interface with many ADCs or DACs
simultaneously. Therefore, the custom boards should be designed to interface with the
FPGAs over a VHDCI connector.
• In order to be able to stream the data to a computer in real time, the FPGA evaluation
boards must have the capability for one or more of: High-Speed USB 2.0, USB 3.0, or
1000 BASE-T Ethernet.
• In order to keep the cost and complexity to a minimum, two-layer PCBs with traces no
smaller than 8 mil are preferred. This eliminates many highly-integrated ultrasound-
specific integrated circuits, which are often shipped only in high-density BGA packages.
• Separate PCB designs should be used for the ADC boards and DAC boards, this ensures
that if a new revision is required of one of circuits, only that circuit need be redesigned.
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• Two FPGA evaluation boards, each with their own VHDCI connector, should be used
instead of a single board. By using two boards, one for the DACs, and one for the
ADCs, the connection from the computer to each type of data converter is decoupled
and largely unidirectional.
The most cost-effective FPGA evaluation boards which suit this purpose were the Nexys 3
variety from Digilent Inc.2 They are equipped with a VHDCI connector and High-Speed
USB 2.0 controller, built around a Xilinx Spartan-6 FPGA.
Figure 3.3: Four-channel ADC Evaluation PCB design. Blue and red indicate copper
layers. Green indicates plated through-holes. Black indicates silkscreen and component
placement. The actual size of the board is roughly six inches wide.
The first boards to be designed were four-channel evaluation boards for the ICs that seemed
to be likely candidates for use in the final design. These were designed in order to verify the
schematics and pin out everything to tenth-inch spaced headers for quick evaluation. The
designs of these evaluation boards are shown in Figures 3.3 and 3.4. The ADC boards were
designed around the Texas Instruments ADC12010 high-speed analog to digital converter3
2http://www.digilentinc.com/
3http://www.ti.com/product/adc12010
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and the Texas Instruments LMH6550 differential high-speed operational amplifier4. This
combination permits a sample rate of 10 MSps at 12 bits of resolution, and a maximum
voltage gain of roughly 1000 at 40 kHz, though there are many factors that determine the
gain, such as the layout, reference voltage levels, and drive current.
Figure 3.4: Four channel DAC Evaluation PCB design. Blue and red indicate copper
layers. Green indicates plated through-holes. Black indicates silkscreen and component
placement. The actual size of the board is roughly six inches wide.
The DAC boards were designed around the Texas Instruments DAC7821 high-speed digital
to analog converter5, and the Texas Instruments OPA228-series operational amplifier6. This
pair permits 10 million DAC updates per second, an output of up to 20 volts peak-to-peak,
and up to 25 milliamps of current, with sufficient slew rate and bandwidth for a 40 kHz
sinusoid.
After the evaluation boards were assembled and tested, some changes to the schematics of
each board were made to improve performance, and the final revision of the ADC and DAC
boards were designed. It was decided that a number of stackable two-channel boards would
4http://www.ti.com/product/lmh6550
5http://www.ti.com/product/dac7821
6http://www.ti.com/product/opa228
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be preferable to a monolithic board for cost and complexity reasons. The finalized ADC and
DAC boards are shown in Figure 3.5.
Figure 3.5: Finalized stackable two-channel ADC PCB (left) and DAC PCB (right). Blue
and red indicate copper layers. Green indicates plated through-holes. Black indicates
silkscreen and component placement. The actual size of each board is roughly two and
a half inches wide.
The finalized boards perform considerably better than the evaluation boards in terms of
noise performance and signal integrity. This is likely due to both the considerable amount of
attention that was given to the ground planes and centralized grounding, and the impedance-
control applied to some of the more important traces. On both of the finalized ADC and
DAC boards, a number of surface-mount board-to-board connectors are placed around the
edges so that each board can stack with any number of the same type of board. In practice,
the stackability is limited to roughly twenty channels because of bandwidth limitations. The
specifications of the finalized boards are:
• Sixteen ADC channels capable of sampling on all channels at software selectable rates
between 100 kSps and 1.25 MSps. If fewer than sixteen channels are used, the rates
can be up to 10 MSps.
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• Sixteen DAC channels capable of updating each channel at least 3 million times per sec-
ond, depending on the exact specifications of the waveform, due to firmware subtleties.
Most waveforms permit 5 million updates per second or more.
• Each ADC channel is set for a voltage gain of 100.
• Each DAC channel can output at a peak to peak voltage of 15 volts, and up to 375
milliwatts.
• The system consumes between 10 and 25 watts depending on its state.
The acoustic elements can be connected to the boards by either SMA connector or 3.5 mm
mono audio jack. To reduce cost, only the 3.5 mm audio jack was populated. In addition
to the ADC and DAC boards, another board was needed to connect each stack of boards to
the FPGAs over VHDCI. This board serves the functions of level conversion, multiplexing,
pinout, and power-indication. The design for it is shown in Figure 3.6. This VHDCI-Interface
board sits on top of a stack of ADC boards or a stack of DAC boards.
Figure 3.6: Finalized VHDCI-Interface, multiplexing, and pinout board. Blue and red
indicate copper layers. Green indicates plated through-holes. Black indicates silkscreen and
component placement. The board is roughly two and a half inches wide.
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All of the boards were assembled and found to work acceptably as a system. The system
is shown in Figures 3.7, 3.8, and 3.9. The ADC boards were found to run warmer than
desirable (roughly 45◦ C) at higher clock rates, so an additional power-filtering and voltage
regulation board was assembled and added to the system. This board dissipates 8 watts
of power that would otherwise be dissipated by the ADC stack. This board can be seen
connected to the black heatsink in Figures 3.7 and 3.9. Additionally, a small clock-cleaning
and level-converting board was made for the ADCs. It can be seen wrapped in heat-shrink
atop one of the FPGA evaluation boards in Figure 3.8.
Figure 3.7: Closeup of the back of the electronics assembly showing the power-filtering
board and ADC clock distribution solution in more detail.
Because of the very particular requirements in clocking of the ADC boards, the clock dis-
tribution solution was given special consideration. It was not high frequency that was the
driving factor, but rather a requirement for a near perfectly 50% duty cycle, as requested in
the data sheet. It was decided that the clock line could not be passed through the boards
as the data and power lines were, but rather needed to be connected and distributed ex-
ternally, avoiding the impedance changes that result from these board-to-board connectors.
The cables with gold-plated SMA connectors on top of the electronics assembly are used to
Chapter 3. Hardware and Software 25
distribute the clock from board to board by daisy-chaining. The source of the clock signal is
the FPGA which controls the ADCs. Additionally, the clock signal is further preserved and
amplified by a clock cleaning and distributing IC on each board.
Figure 3.8: The full electronics assembly: Two Digilent Nexys 3 FPGA evaluation boards,
eight two-channel ADC boards, eight two-channel DAC boards, two VHDCI-Interface
boards, and a power-filtering board. The ADC boards can be identified by their blue sol-
dermask. The DAC boards can be identified by their red soldermask.
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Figure 3.9: The full electronics assembly: Two Digilent Nexys 3 FPGA evaluation boards,
eight two-channel ADC boards, eight two-channel DAC boards, two VHDCI-Interface
boards, and a power-filtering board. The ADC boards can be identified by their blue sol-
dermask. The DAC boards can be identified by their red soldermask. The VHDCI-Interface
boards can be identified by black soldermask.
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3.1.2 Acoustics and Mechanical
In addition to the electronics, it was necessary to create an easy way of producing and testing
arbitrary array configurations. A slide system for the acoustic elements was produced. This
can be seen in Figure 3.10. A maximum spacing between the farthest two elements of roughly
fifteen inches can produced using this system.
Figure 3.10: An array of sixteen receiving elements arrange in an evenly spaced line,
mounted on the adjustable rail system atop the pan-tilt assembly.
In order to avoid both the hassle and inaccuracies of manually steering the beam array, a
pan-tilt system was made. It can be seen in Figure 3.11. The majority of the parts were
purchased as part of a set designed to fit together, so little design work was involved. The
source of the mechanics was Servocity.com. The controller for the pan-tilt is a repurposed
custom board which can interface directly with a computer USB port. The power supply is
a simple linear power supply which uses the body of the pan-tilt as a heatsink. Both the
controller and the power supply can be seen in the right image of Figure 3.11. The pan-tilt
mechanism is capable of an angular resolution of roughly 0.4 degrees, though the equipment
to measure this precisely was not available.
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Figure 3.11: Two views of the pan-tilt assembly used for evaluating the phased arrays.
The quick-release mechanism and upper feedback potentiometer can be seen in the left view.
The power supply, controller board, and lower feedback potentiometer can be seen on the
right view.
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3.2 Software
In order to properly support the hardware, a considerable amount of software needed to be
developed. Additionally, much software unrelated to hardware needed to be made for sim-
ulation and optimization. The software can be broadly divided into four categories: FPGA
Firmware, Hardware Management and Support, Simulation and Phased Array Related, and
Optimization.
A large portion of the written software is included as an appendix. Inline comments are
included only sparingly to keep the appendices terse, so a fair understanding of the language
and libraries used is somewhat requisite. The bulk of the final software is written in Python
to support quick development and readability, but the necessarily fast computations call
C-compiled subroutines.
Many of the functions from each module are enumerated in the following subsections, for
two reasons: to give an idea of the structure of the code, and to provide an index to the code
in the appendices.
3.2.1 FPGA Firmware
The two FPGA boards serve different purposes. The one connected to the ADC board stack
is responsible for:
• Generating a clock signal and control-flow signals for the ADCs.
• Acquiring the data from the ADCs.
• Formatting the parallel data such that it can be transferred to a computer.
• Responding to instructions from the computer.
• Sending the data to the computer.
• Holding a small data buffer to permit a slightly lax timing requirement on the part of
the computer to account for the use of a non-real-time operating system.
• Notifying the computer of any issues, such as a data buffer overflow.
The FPGA board connected to the DAC stack is responsible for:
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• Generating control-flow signals for the DACs.
• Responding to computer commands.
• Temporarily storing waveforms that are defined by the computer.
• Giving these waveforms to the individual DACs.
• Notifying the computer of any issues, such as improper waveform format or command
buffer overflow.
Because the FPGA evaluation boards were based on Xilinx products, the use of Xilinx devel-
opment tools was requisite. The Xilinx ISE Webpack was used as the primary development
environment. All of the top-level modules are written in VHDL. A large portion of the code
comes from Chris McClelland’s FPGALink library 7, which was used as the basis for USB
communication with the FPGA boards. Unlike the following sections, because VHDL code
is quite verbose and little can be gleaned from quickly looking at it, this code is not as an
appendix.
3.2.2 Hardware Management
In order to communcate with the FGPAs from the computer, a large amount of host-side
software needed to be written. This is included in Appendix B, containing the files named
comm.py and lowlevelfunctions.py.
The best way to describe the level of abstraction of these modules is to list some of their
functions. comm.py contains the following functions, which have been rewritten here in a
more readable way:
• connect(device id)
• disconnect(device id)
• awaitDevice(device id, timeout)
• writeChannel(device id, timeout, channel, bytes)
• some bytes = readChannel(device id, timeout, channel, n bytes)
• loadUsbControllerFirmware(device id)
• flashUsbControllerFirmware(device id)
7http:// www.makestuff.eu/wordpress/software/fpgalink/
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The file lowlevelfunctions.py is used for configuration of the FPGAs, it contains the
following functions, again re-written in a more readable way:
• guidedConnectionSetup()
• setAdcChannelCount(n channels)
• setDacChannelCount(n channels)
• setAdcSampleRate(speed)
• setDacSampleRate(speed)
• setAdcSampleBlockAcquireSize(n samples)
• waveform array = makeWaveform(type, amplitude, cycle count)
• uploadWaveform(waveform array)
• setDacPhaseDelays(delays)
• queueDacTransmitWaveform()
• requestAdcSampleBlock()
• raw bytes = obtainAdcSampleBlock()
• samples = parseAdcSampleBlock(raw bytes)
3.2.3 Simulation and Phased Array Related
Proper simulation and phased array related calculations are integral to the project. The first
revision of the simulation software was written for use with either MATLAB or Octave. This
implementation worked acceptably for visualizing pressure fields, but was not fast enough
to be acceptably run several million times, as is needed for the genetic algorithm. To fulfill
the need for a faster implementation, it was re-written in Python and C. In addition to the
simulation, various calculations needed to be done to make use of the data obtained from
the data converters.
The simulation is contained the fastsim.py file, which can be found in Appendix C. There
are two types of simulation, one which calculates pressure magnitudes over a two-dimensional
plane, and one which only calculates pressure magnitudes along an arc at some distance from
the array. The inputs to the simulation, neglecting setup parameters, are the locations of
the array elements, and the phase delay for each element.
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Some functions that build upon those in lowlevelfunctions.py are contained in
highlevelfunctions.py. These are rewritten for readability below:
• configureAdc(speed, sample block size, channels)
• configureDac(speed, output block size, channels)
• defineDacWaveform(type, waveform parameters)
• samples = transmitWaveformAndSampleReturn()
• pressure field = processDataForImagingSonar(samples)
• setupImagingSonarPlot()
• updateImagingSonarPlot(pressure field)
• panTiltConnect()
• panTiltDisconnect()
• setPanTiltAngle(pan, tilt)
• saveSampleFile(name, samples)
• samples = loadSampleFile(name)
The whole of highlevelfunctions.py is included in Appendix C.
3.2.4 Optimization
The final category of software is related to the optimization and analysis of array configura-
tions. Two files are used for this. The first, genetic.py, is a library of genetic-algorithm-
related functions. It has function calls to this effect:
• setup(population size, member size, costs, variances)
• cost = findCost(population member)
• new population = prune(population)
• new population = cross(population)
• new population = mutate(population)
The second, analysis.py, contains miscellaneous functions mostly related to the visualiza-
tion of the data produced by the other files. Both of these files are included in Appendix D.
Chapter 4
Methodology
4.1 Genetic Algorithm Specifications
Many attributes of the genetic algorithm must be specified in order for it to be reproducible.
The most important among them are specified here. At the top level, the GA does the
following:
1 Population ← Generate Random Population{};
2 while Best Individual Fitness Has Improved Within Last 25 Iterations do
3 Most Fit Individuals ← Prune{Population};
4 New Population ← Reproduce{Most Fit Individuals};
5 Mutated Population ← Mutate{New Population};
6 Population ← Cross{Mutated Population};
7 Print the parameters of the best member thus far;
8 end
To define any of the above functions, the attribute(s) which make up the chromosomes must
be decided. We are interested in finding an optimal linear arrangement of transducers which
reduce the side-lobe levels in the near-field. The chromosomes of the genetic algorithm must
wholly characterize the array. So, because this is a linear arrangement, the chromosomes
were chosen to be the set of inter-element distances. With this choice, for an array of 16
transducers, there will be 15 chromosomes.
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The first function, the initialization of a random population, is simple:
input : Population Size, Chromosome Count, Variance, Chromosome Lower Limit
1 for p ← 0 to Population Size do
2 for c ← 0 to Chromosome Count do
3 Member(c) ← | N (0, Variance) | + Chromosome Lower Limit ;
4 end
5 Population(p) ← Member;
6 end
output: Population()
Where N (µ, σ2) is a single normally distributed random variable with mean µ and variance
σ2. This results in a population with chromosomes values that are all greater than the so
called Chromosome Lower Limit. A lower bound on the value of the chromosomes is set so
that minimum-spacing requirements can be enforced, to optimize for different types of array
configurations.
Pruning is done as follows:
input : Population(), Survival Rate
1 foreach Member() in Population() do
2 Determine Fitness{Member()};
3 end
4 K ← (Survival Rate)(Population Size);
5 Survivors() ← The K most fit Members of Population();
output: Survivors()
Where it is necessary to define a cost function in order to determine the fitness of a member.
The two components which were decided to be relevant are: the Maximum RSLL in the
entire field of interest, and the total size of the array. It is important to constrain the size of
the array so that it can be physically realized. The cost function (which is to be minimized)
is then:
Cost = KRSLL(RSLLMax) +KSize(Array Size) (4.1)
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Where KRSLL and KSize are tuned to produce an ideal result. The Array Size is the distance
between the centers of the two farthest elements. Additionally, RSLLMax is found by the
following:
1 foreach Distance to Evaluate do
2 Find the Maximum RSLL at this distance;
3 if This Measured Maximum RSLL is the Greatest Thus-Far then
4 Declare it to be RSLLMax;
5 end
6 end
RSLLMax can be considered the global maximum RSLL for all evaluation distances. After
pruning, reproduction must be done. The implementation of reproduction here is trivial:
repeat the Survivors() until a new population of the appropriate size is made. Because
there is little to this function, it is bundled with the mutate() function in the software call.
Mutation is less trivial. It is done by:
input : Population(), Variance, Chromosome Lower Limit
1 foreach Member() in Population() do
2 foreach Chromosome in Member() do
3 if Should be Mutated then
4 Chromosome ← Chromosome + N (0, Variance);
5 if Chromosome < Chromosome Lower Limit then
6 Chromosome ← Chromosome Lower Limit;
7 end
8 end
9 end
10 end
output: Population()
Where Should be Mutated is triggered randomly with a chosen probability. Crossover is
defined in a similar fashion to mutation; instead of a random mutation happening with a
chosen frequency, two population members will exchange one of their chromosomes with a
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chosen frequency. The precise implementation of crossover makes use of language-specific
subtleties, so the code should be referenced for a full understanding.
For the plots generated in the results section, these are the numerical parameters of the
genetic algorithm used in each set of optimizations. The Chromosome Lower Limit is the
same as the Minimum Element Spacing in these optimization sets.
Quantity First Set Second Set Third Set Fourth Set
Minimum Element Spacing 2.25λ 1.75λ 1.25λ 0.75λ
Transducer Elements 16 16 16 16
Population Size 300 300 300 300
Crossover Rate 5% 5% 5% 5%
Mutation Rate 20% 20% 20% 20%
Survival Rate 20% 20% 20% 20%
KSize 5.0/2.25 5.0/1.75 5.0/1.25 5.0/0.75
KRSLL 1.0 1.0 1.0 1.0
Variance 0.016 0.012 0.008 0.006
It should be noted that λ in air for a 40 kHz transducer is:
λ =
c
f
=
340
40000
= 0.0085 Meters
So the variances defined above are actually quite large. Additionally, the KSize defined above
are relatively small compared to the KRSLL, because the size of the arrays is on the order of
0.1 to 0.4 meters, but the values of RSLLMax are on the order of 5 dB to 15 dB.
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4.2 Testing Methodology and Procedure
Several array configurations needed to be evaluated as a function of off-broadside angle and
distance. Evaluating them as a function of off-broadside angle allows the determination of
the Maximum RSLL. Evaluating them as a function of distance allows the determination of
how the Maximum RSLLs vary in the near field.
In order to do this, each element must first be calibrated. Primarily as a result of manu-
facturing tolerances, they might each have a different phase and amplitude response to the
same input signal. Properties of the analog front-end of the electronics will also affect phase
and amplitude. The calibration was done according to:
1 Arrange all receivers in a periodic linear configuration;
2 Place one transmitter at a known distance d broadside of the receivers;
3 for Five Separate Runs, to Average Results do
4 Transmit a long pulse from the transmitter;
5 Wait d/c for the pulse to get to the receivers;
6 Sample for a short time on all the receivers;
7 foreach Receiver’s Samples do
8 Find the phase difference between this receiver and the first one;
9 Find the amplitude of the samples for this receiver;
10 end
11 Determine the average of all these phase differences;
12 Determine the average of all of these amplitudes;
13 foreach Receiver do
14 Phase Calibration Value ← Measured Phase − Average Phase;
15 Amplitude Calibration Value ← Measured Amplitude − Average Amplitude;
16 end
17 end
18 Average the determined calibration values of all five runs;
Calibration was performed any time a receiver was connected to a different input channel to
account for differences in the analog front-ends.
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The actual test procedure for determining the maximum RSLL of an array as a function of
distance is given below:
1 Arrange the receivers in the configuration under test using a set of calipers;
2 foreach Measurement Distance d do
3 Place one transmitter broadside of the receivers at distance d;
4 for Number of runs to average do
5 Find the main-lobe amplitude at this distance;
6 Find the maximum side-lobe value at this distance;
7 Find the maximum RSLL based on the difference between them;
8 end
9 Average the maximum RSLL for all runs;
10 end
Where the determination of the maximum main lobe amplitude and side-lobe amplitudes is
done by the following automated process:
1 Set the tilt angle of the pan-tilt to point the receivers to the transmitter;
2 foreach Pan Angle to Measure do
3 Set the pan angle of the pan-tilt to this angle;
4 for Five Runs to Average Results do
5 Transmit a long pulse from the transmitter;
6 Wait d/c for the pulse to get to the receivers;
7 Sample for a short time on all the receivers;
8 Find the response at this pan angle by delay-and-sum beamforming;
9 end
10 Average the determined response of the five runs;
11 end
12 Return the averaged measured response for each pan angle;
The step on line 8 requires explanation. The delay-and-sum beamforming was done accord-
ing to the model described in Chapter 2, where the beam was always electronically steered
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broadside, and focused to the measurement distance. This means that the “averaged mea-
sured response for each pan angle” will be of the same form as the bottom plots of Figures
2.5 and 2.6. An example of a measurement of this form is shown in Figure 4.1.
Figure 4.1: Comparison of measured [Top, Blue] versus theoretical [Bottom, Black] array
response for a 16 element acoustic receiver array. The elements were spaced periodically at
1.85λ, and electronically focused to 3.5 meters. The transmitter element is also located at
3.5 meters.
It was subjectively determined that the measured results of the array were of sufficient
quality that no statistical estimation of the true peak values and true RSLL were needed —
the values could simply be read from the plots as-is. Some of the reasons for differences in
the simulated and measured plots in Figure 4.1 are discussed in the next chapter.
Some numerical specifics of the testing methodology are specified below:
• The maximlum RSLL was evaluated at each distance 3 times and then averaged.
• The measurement distances are 0.5 to 3.5 meters in half meter increments.
• The pan angles are -50 to 50 degrees in 0.4 degree increments.
• Five different array configurations were evaluated.
The results of these evaluations are given in the following chapter.
Chapter 5
Results and Analysis
5.1 Theoretical Optimized Results
Four different optimizitions were carried out for each of four separate minimum spacing re-
quirements, totaling sixteen independent GA-optimized configurations. The four minimum
spacing requirements are 2.25λ, 1.75λ, 1.25λ, and 0.75λ. The four optimization distances in-
clude two optimizations for a single distance, 1.0 meter and 3.0 meters, and two optimizations
for a range of distances, 0.5 to 2.0 meters and 1.0 to 4.0 meters.
The results are given in the form of Maximum RSLL versus distance for each configuration. In
addition to the optimized configurations, each plot also includes the performance of a periodic
configuration with an inter-element spacing equal to the minimum spacing requirement. This
is to serve as a benchmark on which to judge the effectiveness of the GA optimization.
Analysis of, and commentary on, the results is included following each plot in the following
four sections. It is worth noting again that the genetic algorithm did not optimize purely
for Maximum RSLL, as array size is included in the cost function. The size of each array
configuration is not reflected in this analysis. It is also worth noting that each evaluated
configuration is only one of many configurations output by the GA. An attempt was made
by the author to choose configurations that were representative of the set.
40
Chapter 5. Results 41
5.1.1 Simulated 2.25 Wavelength Minimum Spacing
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Figure 5.1: Comparison of the near-field performance of four different simulated GA-
optimized 16 element phased array configurations constrained to a minimum inter-element
spacing of 2.25λ. A periodic arrangement with an inter-element spacing of 2.25λ is also
shown. The dots indicate the distances of optimization for the genetic algorithm.
As can be seen from Figure 5.1, it is somewhat possible to suppress grating lobes of acoustic
arrays in the near-field with a minimum inter-element spacing of 2.25λ. All configurations
permit an improvement of at least 3 dB over the periodic configuration at their optimized
distances. However, a Maximum RSLL of -7 dB to -9 dB falls short of the rule of thumb of
-10 dB required for effective suppression. There are several notable features:
• As expected, each of the configurations is able to outperform the others at their re-
spective optimization distances.
• The one meter optimized configuration narrowly outperforms the one-to-four meter
optimized configuration, at the expense of performance in the far-field.
• The periodic configuration has better performance at the half-meter distance. With
some investigation, the author concluded this is due to a differential in the focusing
distance of the main lobe and the grating lobes. This effect can be seen in Figure 2.5.
• Unsurprisingly, the configurations which are optimized for distances farther from the
array perform better approaching the far-field.
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5.1.2 Simulated 1.75 Wavelength Minimum Spacing
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Figure 5.2: Comparison of the near-field performance of four different simulated GA-
optimized 16 element phased array configurations constrained to a minimum inter-element
spacing of 1.75λ. A periodic arrangement with an inter-element spacing of 1.75λ is also
shown. The dots indicate the distances of optimization for the genetic algorithm.
As can be seen from Figure 5.2, it is somewhat possible to suppress grating lobes in the
near-field with a minimum inter-element spacing of 1.75λ. All configurations permit an
improvement of at least 3 dB over the periodic configuration at their optimized distances.
Coupled with the response of the acoustic elements, 9 dB to 11 dB of side lobe reduction is
possible. Again, some things are worthy of note:
• All of the noted trends of the 2.25λ minimum spacing configurations can also be ob-
served in the 1.75λ minimum spacing configurations.
• The Maximum RSLL of the 1.75λ configurations have been more-or-less shifted ver-
tically compared to the 2.25λ configurations. This is due to the grating lobes being
spaced farther from the main lobe, coupled with the reduced response of the acoustic
elements at farther off-broadside angles.
The measured results of the 1.75λ configurations are given in Section 5.2. The array patterns
for a select number of evaluation distances are also given in Section 5.4.
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5.1.3 Simulated 1.25 Wavelength Minimum Spacing
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Figure 5.3: Comparison of the near-field performance of four different simulated GA-
optimized 16 element phased array configurations constrained to a minimum inter-element
spacing of 1.25λ. A periodic arrangement with an inter-element spacing of 1.25λ is also
shown. The dots indicate the distances of optimization for the genetic algorithm.
As can be seen from Figure 5.3, suppression of grating lobes in the near-field with a minimum
inter-element spacing of 1.25λ is very possible. Again, some things are worth nothing:
• All of the noted trends of the 2.25λ minimum spacing configurations and the 1.75λ
minimum spacing configurations can also be observed here.
• Though the absolute performance of each of the optimized 1.25λ minimum spacing con-
figurations is better than the 1.75λ and 2.25λ configurations, there is less improvement
over the periodic configuration.
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5.1.4 Simulated 0.75 Wavelength Minimum Spacing
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Figure 5.4: Comparison of the near-field performance of four different simulated GA-
optimized 16 element phased array configurations constrained to a minimum inter-element
spacing of 0.75λ. A periodic arrangement with an inter-element spacing of 0.75λ is also
shown. The dots indicate the distances of optimization for the genetic algorithm.
Because the 0.75λ minimum spacing configurations will not have grating lobes within the
±90◦ field of view of interest, this case is quite different than the three prior. This difference
permits the GA to thoroughly supress side lobes, with marked improvement over the periodic
configuration.
5.2 Measured Optimized Results
Figure 5.5 shows the measured values of Maximum RSLL as a function of distance for the
configurations shown in Figure 5.2. The inclusion of the periodic configuration serves as a
baseline for evaluating the effectiveness of the measurement techniques.
The average difference between measured and theoretical values for the baseline configuration
is 0.45 dB. The error increases with the farther distances. This is due, at least in part, to the
ADCs getting closer to their noise floor. Further discussion of this error is given in Section
5.4.
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Figure 5.5: Measured Maximum RSLL versus distance for the optimized configurations
shown in Figure 5.2. The circles indicate the points of optimization. The diamonds indicate
measured values.
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The error in the measured results of the optimized configurations is much greater than the
periodic configuration, but the trends of each configuration are generally maintained.
Section 5.4 provides a discussion of a number of the reasons for the discrepancies between
the measured and theoretical values in Figure 5.5. Section 5.4 also includes some of the array
patterns for select measurement points.
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5.3 Imaging Sonar Application Results
To evaluate an optimized configuration in practice, the array was configured as an active
imaging sonar. One transmitter was placed just above the receivers, facing the same direction.
In brief, the plots shown in Figures 5.7 and 5.8 were produced by:
1 Configure the array and test-reflection objects;
2 Transmit a short pulse from the transmitter;
3 Sample on all receivers for 2 d/c seconds;
4 foreach Angle and Distance to Plot do
5 foreach Receiver’s Samples do
6 ∆τs ← steering delay for current transducer, by Equation 2.1;
7 ∆τf ← focusing delay for current transducer, by Equation 2.10;
8 Offset Samples ← Estimate of samples at time t−∆τs −∆τf from the
9 original samples at time t by cubic interpolation;
10 end
11 Plot Value ( r, θ ) ← Sum of the Offset Samples at sample time closest to 2 r/c;
12 Multiply off-broadside values by 1/R2xy to account for transducer response;
13 end
Where d is the maximum desired measure distance. We sample for 2 d/c because the trans-
mitted pulse needs to reflect off an object before returning to the receivers. The test setup
for the imaging sonar evaluation is shown in Figure 5.6. Two 1.5 inch square stainless-steel
poles of 20 inch length are used as the acoustic reflectors. Though the perspective of the
image does not show it, the plane of the acoustic elements intersects the poles 8 inches from
their top. The exact locations of the poles with respect to the array is shown in the figure.
They are rotated such that a flat face is directed at the transmitter. By running the imaging
sonar in the absence of the poles, but leaving the mounting tripods, it was determined that
the tripods were positioned and sized such that they would not affect the results.
Two array configurations were analyzed: A periodic configuration with an inter-element
spacing of 1.75λ, and the 1.0 to 4.0 meter optimized configuration shown in Figure 5.5. The
results of the imaging sonar evaluation are shown in Figures 5.7 and 5.8. For the 1.0 meter
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Figure 5.6: Image of the test setup used to evaluate the performance of configurations as
an imaging sonar. The relative location of each of the square metal poles is shown.
distance pole in the periodic configuration, the first grating lobe is −0.2 dB down from the
main lobe. This is in line with the expected 0.0 dB. For the 1.25 meter distance pole, the
first grating lobe is also −0.2 dB down from the main lobe. Again, this is to be expected, as
we have normalized for the response of the transducers.
The choice of color grading does not convey the performance well, but the aperiodic con-
figuration performs better than the periodic configuration. The Maximum RSLL of the 1.0
meter distance pole is now −3.0 dB. The results for the 1.25 meter distance pole are slightly
more complicated. The first grating lobe is −3.5 dB down from the main lobe, but a second
grating lobe which is only −2.8 dB down from the main lobe has appeared. This is due to
the wider spacing of the elements.
The wider spacing also improves angular resolution performance. As the figures show, there
is improvement in the ability of the array to resolve the size of the poles. For the periodic
configuration, the poles do not show up a singular objects to the extent that they do in the
aperiodic configuration.
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Figure 5.7: Results of imaging sonar evaluation for the test setup shown in Figure 5.6 for
a periodic array configuration with an inter-element spacing of 1.75λ. Stronger reflections
are indicated in blue. Weaker reflections and noise are indicated in red. The arrows indicate
the true reflections. All other reflections are artifacts of the array.
Figure 5.8: Results of imaging sonar evaluation for the test setup shown in Figure 5.6
for an optimized aperiodic array configuration. The array configuration used was the 1.0 to
4.0 meter optimized configuration shown in Figure 5.2. Stronger reflections are indicated
in blue. Weaker reflections and noise are indicated in red. The arrows indicate the true
reflections. All other indicated reflections are artifacts.
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5.4 Possible Sources of Error
There are many possible sources of error that would cause the differences between the theo-
retical and measured results in Figure 5.5. Among them are:
1. The alignment of the optimized configurations is more prone to errors than the periodic
configurations, as it is not visually obvious that there is an alignment error.
2. Misalignment of the periodic configuration may actually improve performance, but this
is unlikely to be the case for the optimized configurations.
3. The elements are more widely spaced in the optimized configurations, resulting in a
more narrow focus point and more narrow main lobe because of the larger effective
aperture. This requires greater care of positioning than the periodic configuration.
4. The system model does not account for the directionality of the transmitter element, it
is assumed isotropic. As the configuration becomes larger, this assumption holds less
true, resulting in more error.
5. The system model does not account for variation of phase of the elements with off-
broadside angle. The configurations proposed by the GA, therefore, also do not account
for this.
6. The AFEs of the system will introduce some noise to the signal, and digitizing the
signal will introduce some quantization noise.
It is possible to simulate the effect of several of these sources of error. Three different types
of error — alignment, phase-variation with angle, and system noise — will be examined by
simulation. Each error simulation is accompanied by a corresponding measured response
with the same parameters. The measured responses are taken from the data used to produce
Figure 5.5.
Alignment error is the result of both human error in positioning, and manufacturer tolerances
in the placement of the piezoelectric element inside the transducer case. It is approximated
here by a normally-distributed random addition of distance to the nominal locations of each
element. That is: Locationn = N (Locationn ,Variance) for each element n. Figure 5.9 shows
a simulation which does this — it contains an overlapping of many different configurations
with misalignment.
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Figure 5.9: Comparison of the measured response [Top, Red] and ideal response [Top,
Gray] of a transducer array to the simulated responses of arrays with added positioning
error. The measured results come from the 3.0 meter optimized, 1.75λ minimum spacing
configuration, measured at 2.5 meters. These measured results are also shown as a single
point in Figure 5.5. The simulated results each show 32 overlapped array responses with
positioning error variances of 0.5 mm2 [Middle, Black] and 2.0 mm2 [Bottom, Black].
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The middle plot of Figure 5.9 has an alignment variance of 0.5 mm2. An inspection of the
transducer elements shows that, because of manufacturing tolerances, the centers of some of
the piezoelectric elements in the transducers are misaligned from the center of their cases by
more than 0.5mm. Therefore, the middle plot should be considered a good alignment. The
bottom plot shows an alignment variance of 2.0 mm2 — a poor alignment. An alignment
error variance of 2.0 mm2 produces an effect on the Maximum RSLL which is similar to the
measured results for several of the 32 simulation runs.
Another possible source of error is a variation in phase of the transducer elements with
off-broadside angle. Because of the extremely small positioning tolerances that would be
required to measure this variation, it was excluded from the model. However, we can simulate
its effect.
In the absence of any knowledge of the phase trend of the transducers, it is assumed that
the phase at off-broadside angles is a discrete normal random walk of the form:
Φθ = Φθ−1 + N (0 ,Variance) (5.1)
Where Φθ is the phase at off-broadside angle θ and Φθ−1 is the phase at the previous discrete
angle. It is also assumed that all of the transducers in a given array have the same phase-
variation profile — that is: the simulation does not account for manufacturing variance, only
a non-zero off-broadside phase trend.
Figure 5.10 is the phase-variation equivalent of Figure 5.9. Because Φθ is a random walk,
the increment between Φθ and Φθ−1 is important. In each of the bottom two plots of Figure
5.10, the increment is 0.1 degrees. The middle plot shows a phase variance of 0.2 degrees
squared. The bottom plot shows a phase variance of 0.4 degrees squared.
Unaccounted-for phase variations with off-broadside angle will have a bigger effect in dis-
tances closer to the array, so a close-range measured value was used in Figure 5.10. The
character of the errors induced by phase-variation is different than those produced by posi-
tioning errors. One thing to note concerning this type of error is that even for the low-variance
case, high-magnitude side lobes just outside the main lobe are produced. This effect was seen
in many of the measured responses, such as the top plot of Figure 4.1.
Chapter 5. Results 53
−40 −20 0 20 40
−25
−20
−15
−10
−5
0
Measured Array Response and Ideal Simulated Response
−40 −20 0 20 40
−25
−20
−15
−10
−5
0
R
ed
uc
ti
on
fr
om
Pe
ak
V
al
ue
(d
B)
Low Error-Variance Simulated Response
−40 −20 0 20 40
Off-Broadside Angle (Degrees)
−25
−20
−15
−10
−5
0
High Error-Variance Simulated Response
Figure 5.10: Comparison of the measured response [Top, Blue] and ideal response [Top,
Gray] of a transducer array to the simulated responses of arrays with off-broadside phase
profiles. The measured results come from the 1.0 meter optimized, 1.75λ minimum spacing
configuration, measured at 0.5 meters. These measured results are also shown as a single
point in Figure 5.5. The simulated results each show 32 overlapped array responses with
phase variances of 0.2 [Middle, Black] and 0.4 [Bottom, Black] degrees squared.
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Another type of error that can be readily simulated is the addition of quantization and
system noise. These types of error will be more prevalent towards the far end of the distance
ranges, where the received signal is of lower magnitude compared to the noise. These types
of error can be simulated exactly, as the quantization and system noise are both measurable
parameters.
The ADCs measure a signal of roughly 70 LSBs peak-to-peak at 3.5 meters in the test
configuration, so the error simulation quantizes the simulated sinusoids into 70 bins. The
ADCs and amplifiers were also measured to have a noise floor variance of 4.0 LSBs with the
receivers connected (and less than one LSB with the receivers disconnected), so Additive
White Gaussian Noise (AWGN) was added to the sinusoids with that variance. The noise-
adding process was done before any phased-array processing, and can be expressed as:
input : Sinusoid
1 V ← 4.0;
2 Q ← 70;
3 A ← Peak-to-peak value of the Sinusoid;
4 Noisy Sinusoid ← Sinusoid + N ( 0, A V/Q );
5 Noisy Quantized Sinusoid = Round{Noisy Sinusoid, Q}
output: Noisy Quantized Sinusoid
Where Round{Wave, Q} rounds each element of Wave to fit in one of Q linearly-spaced bins.
The results of adding this type of noise to the system is shown in Figure 5.11. The noise
affects the apparent level of the side-lobes more than it does the apparent level of the main
lobe. This is because of the logarithmic scaling of the vertical axis — were these results
displayed on a linear axis, the noise would appear to be of equal magnitude everywhere.
It is apparent that this type of error is different than either the positioning error shown in
Figure 5.9 or the phase-variation error shown in Figure 5.10. This type of error results in
a response that appears to have been modified by the addition of AWGN — which is to
be expected, as the response at each off-broadside angle is simply the linear combination of
signals which have been modified by the addition of AWGN.
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Figure 5.11: Comparison of the measured response [Top, Green] and ideal response [Top,
Gray] of a transducer array to the simulated responses of arrays with added noise. The
measured results come from the 1.0 to 4.0 meter optimized, 1.75λ minimum spacing config-
uration, measured at 3.5 meters. These measured results are also shown as a single point in
Figure 5.5. The simulated results [Bottom, Black] contain 32 runs which include noise error
added to the sinusoids.
It would be unjustifiable to not combine these three types of error to see if it were possible to
produce results similar to the measured responses, so this simulated error-combination will
be done for the sample array configuration shown in Figure 4.1. The periodic configuration
was chosen for this analysis because it has an ideal response that is easily understood, and
any deviation from the ideal response is visually apparent. There has been a key difference
between the simulated and measured plots of the array responses thus-far; the measured
responses are shown with 0.4◦ off-broadside angle increments (pan-tilt limitation), but the
simulated responses are shown with 0.1◦ increments. So, Figure 5.12 was simulated with 0.4◦
increments.
Figure 5.12 is simulated with alignment errors, off-broadside phase errors, and noise errors.
It shows both 8 and 256 overlapped simulated configurations. The alignment error variance
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Figure 5.12: Comparison of the measured response [Top, Blue] and ideal response [Top,
Gray] of a transducer array to the simulated responses of arrays with all errors added. The
measured results are for a 1.85λ spacing periodic configuration measured at 3.5 meters.
These measured results are also shown in Figure 4.1. The simulated results show an overlay
of 8 [Middle, Black] and 256 [Bottom, Black], runs with an alignment variance of 0.5 mm2,
phase variance of 0.1 degrees squared, and added noise.
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used in the figure is 0.5 mm2, and the phase variance used in the figure is 0.1 degrees squared.
The noise error parameters are the same as in Figure 5.11.
Many of the aberrations in the measured response of Figure 5.12 also appear in the simulated
errors. One notable aberration which is reflected in both the simulated error and the mea-
sured results is the high-magnitude side lobes just outside the main lobe. Another notable
aberration which is reflected in both the simulated error and the measured results is the high
level of the lobes between the main lobe and the grating lobes. Based on these simulated
errors, we can conclude that the mismatch between the simulated and measured results can
be largely accounted-for with the three simulated sources of error.
Chapter 6
Conclusions
6.1 Discussion of Results
The possibility of arranging the elements of a sparse acoustic phased array such that it can
be operated effectively in the near-field has been confirmed. It has been shown that the
grating lobes can be reduced by a considerable amount over the distances in which the array
has been optimized.
The performance cost in the far-field for an array that is optimized in the near-field is
dependent on how close the optimization distances are to the array. For configurations
which are optimized to perform well at distances very close to the array, there can be a
considerable far-field performance cost compared to configurations which are optimized to
perform at distances farther from the array.
Array performance is strongly affected by slight errors in positioning. The small amount
of positioning error that is caused by manufacturing tolerances in the placement of the
piezoelectric element is enough to affect array performance. Additionally, a variation in
phase with off-broadside angle has the potential to affect array performance if it has not
been compensated-for in some way.
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6.2 Future Work
The following were not included in the scope of this thesis, and would be appropriate steps
to take in the future:
1. Expand the analysis to include transmitter arrays.
2. Use several different brands and models of transducer elements, ideally also of varied
sizes and shapes.
3. Update the system model to include the effects of phase variation with off-broadside
angle, and measure this variation for a real transducer.
4. Include effective aperture and angular resolution in the analysis.
5. Include steering performance (off-broadside electronic steering) of the array in the
analysis.
6. Characterize array performance in more practical imaging sonar applications, and per-
form more signal analysis on the imaging sonar results to identify objects and edges.
7. Use the genetic algorithm to optimize for many different minimum spacing require-
ments, so that a plot of Maximum RSLL versus minimum spacing can be produced,
with lines of constant optimization distance. This would provide more insight into the
points at which a certain performance criterion can no longer be met.
6.3 Closing Thoughts
The research questions of this thesis have been answered. Unfortunately, because of limited
time, the scope of the thesis has been constrained. The hardware which was constructed
permits much of the future work to be done, but each item of the future work is a considerable
expansion of scope.
That said, the primary goal of this thesis study — determine and verify the possibility of
suppressing near-field grating lobes in sparse acoustic phased arrays — has been completed
and explored to a satisfactory extent.
Appendix A
Approximate Hardware Costs
The costs below include the approximate price of items that did not need to be purchased.
The prices are meant to reflect the money that would be required to build a new system.
Item Quantity Cost
Nexys 3 Evaluation Boards 2 $240
Populated Dual-Channel ADC Boards 8 $750
Populated Dual-Channel DAC Boards 8 $450
Populated VHDCI-Pinout Boards 2 $80
Transducers 16-32 $80-$160
Coaxial Cables and Audio Jacks 16-32 $90-$170
USB Cables and VHDCI Cables 2 $60
Transducer Rail System 1 $120
Pan-Tilt Head 1 $300
Misc Mounting and Assembly Hardware - $100
Power Supplies - $40
Total $2310-$2470
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Low Level Software
B.1 File: comm.py
The file comm.py is a wrapper of C-compiled functions for interfacing with the USB con-
trollers on the FPGA evaluation boards.
1 """
2 Fpga to Host Communcation Wrapper.
3
4 All functions come from the FpgaLink library by Chris McClelland.
5
6 Modified and Assembled on 1/20/2013 by Dylan Rudolph in order to:
7 -Suit needs of a particular project.
8 -Format to PEP.
9 -Change function calls slightly.
10 -Add better support for finding linux .so libraries.
11 """
12
13 from ctypes import *
14 import time
15 import array
16 import sys
17 import os
18
19 os.environ[’PATH’] += os.pathsep + os.path.dirname(os.path.abspath(’comm.py’))
20
21 # Define types
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22 class FLContext(Structure):
23 pass
24 class FLException(Exception):
25 pass
26
27 FLHandle = POINTER(FLContext)
28 FLStatus = c_uint
29 FL_SUCCESS = 0
30 uint32 = c_uint
31 uint16 = c_ushort
32 uint8 = c_ubyte
33 ErrorString = c_char_p
34
35 # Get DLL
36 if (sys.platform == "linux2"):
37 os.environ[’PATH’] += (os.pathsep +
38 os.path.dirname(os.path.abspath(’comm.py’)) + "lib/")
39 cdll.LoadLibrary(os.path.dirname(os.path.abspath(’comm.py’))
40 + "/lib/libfpgalink.so")
41 fpgalink = CDLL(os.path.dirname(os.path.abspath(’comm.py’))
42 + "/lib/libfpgalink.so")
43
44 elif (sys.platform == "darwin"):
45 cdll.LoadLibrary("libfpgalink.dylib")
46 fpgalink = CDLL("libfpgalink.dylib")
47
48 elif (sys.platform == "win32"):
49 os.environ[’PATH’] += (os.pathsep +
50 os.path.dirname(os.path.abspath(’comm.py’))
51 + "\\lib\\")
52 windll.LoadLibrary(os.path.dirname(os.path.abspath(’comm.py’))
53 + "\\lib\\ libfpgalink.dll")
54 fpgalink = WinDLL(os.path.dirname(os.path.abspath(’comm.py’))
55 + "\\lib\\ libfpgalink.dll")
56
57
58 # Miscellaneous Functions
59 fpgalink.flInitialise.argtypes = []
60 fpgalink.flInitialise.restype = None
61 fpgalink.flFreeError.argtypes = [c_char_p]
62 fpgalink.flFreeError.restype = None
63 fpgalink.flSleep.argtypes = [uint32]
64 fpgalink.flSleep.restype = None
65 fpgalink.flLoadFile.argtypes = [c_char_p , POINTER(uint32)]
66 fpgalink.flLoadFile.restype = POINTER(uint8)
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67 fpgalink.flFreeFile.argtypes = [POINTER(uint8)]
68 fpgalink.flFreeFile.restype = None
69 fpgalink.flScanChain.argtypes = [FLHandle , POINTER(uint32), POINTER(uint32),
70 uint32 , POINTER(ErrorString)]
71 fpgalink.flScanChain.restype = FLStatus
72 fpgalink.flPortAccess.argtypes = [FLHandle , uint16 , uint16 , POINTER(uint16),
73 POINTER(ErrorString)]
74 fpgalink.flPortAccess.restype = FLStatus
75
76 # Connection Lifecycle
77 fpgalink.flOpen.argtypes = [c_char_p , POINTER(FLHandle), POINTER(ErrorString)]
78 fpgalink.flOpen.restype = FLStatus
79 fpgalink.flClose.argtypes = [FLHandle]
80 fpgalink.flClose.restype = None
81
82 # Device Capabilities and Status
83 fpgalink.flIsDeviceAvailable.argtypes = [c_char_p , POINTER(uint8),
84 POINTER(ErrorString)]
85 fpgalink.flIsDeviceAvailable.restype = FLStatus
86 fpgalink.flIsNeroCapable.argtypes = [FLHandle]
87 fpgalink.flIsNeroCapable.restype = uint8
88 fpgalink.flIsCommCapable.argtypes = [FLHandle]
89 fpgalink.flIsCommCapable.restype = uint8
90
91 # CommFPGA Operations
92 fpgalink.flIsFPGARunning.argtypes = [FLHandle , POINTER(uint8),
93 POINTER(ErrorString)]
94 fpgalink.flIsFPGARunning.restype = FLStatus
95 fpgalink.flWriteChannel.argtypes = [FLHandle , uint32 , uint8 , uint32 ,
96 POINTER(uint8), POINTER(ErrorString)]
97 fpgalink.flWriteChannel.restype = FLStatus
98 fpgalink.flReadChannel.argtypes = [FLHandle , uint32 , uint8 , uint32 ,
99 POINTER(uint8), POINTER(ErrorString)]
100 fpgalink.flReadChannel.restype = FLStatus
101
102 # NeroJTAG Operations
103 fpgalink.flPlayXSVF.argtypes = [FLHandle , c_char_p , POINTER(ErrorString)]
104 fpgalink.flPlayXSVF.restype = FLStatus
105
106
107 # Open a connection to the FPGALink device
108 def connect(vp):
109 handle = FLHandle ()
110 error = ErrorString ()
111 status = fpgalink.flOpen(vp.encode(’ascii’), byref(handle), byref(error))
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112 if (status != FL_SUCCESS):
113 s = str(error.value)
114 fpgalink.flFreeError(error)
115 raise FLException(s)
116 return handle
117
118
119 # Close the FPGALink connection
120 def disconnect(handle):
121 fpgalink.flClose(handle)
122
123
124 # Await renumeration - return true if found before timeout
125 def AwaitDevice(vp , timeout):
126 error = ErrorString ()
127 isAvailable = uint8()
128 fpgalink.flSleep (1000)
129 while (True):
130 fpgalink.flSleep (100)
131 status = fpgalink.flIsDeviceAvailable(vp.encode(’ascii’),
132 byref(isAvailable), byref(error))
133 if (status != FL_SUCCESS):
134 s = str(error.value)
135 fpgalink.flFreeError(error)
136 raise FLException(s)
137 timeout = timeout - 1
138 if (isAvailable):
139 return True
140 if (timeout == 0):
141 return False
142
143
144 # Query NeroJTAG capability
145 def IsNeroCapable(handle):
146 if (fpgalink.flIsNeroCapable(handle)):
147 return True
148 else:
149 return False
150
151
152 # Query CommFPGA capability
153 def IsCommCapable(handle):
154 if (fpgalink.flIsCommCapable(handle)):
155 return True
156 else:
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157 return False
158
159
160 # Scan the JTAG chain
161 def ScanChain(handle):
162 #error = ErrorString ()
163 ChainType = (uint32 * 16) # Guess there are fewer than 16 devices
164 chain = ChainType ()
165 length = uint32 (0)
166 #status = fpgalink.flScanChain(handle , byref(length), chain ,
167 #16, byref(error))
168 if (length > 16):
169 # We know exactly how many devices there are , so try again
170 ChainType = (uint32 * length.value)
171 chain = ChainType ()
172 # status = fpgalink.flScanChain(handle , None , chain , length , byref(error))
173
174 return chain
175
176
177 # Access the I/O ports on the micro
178 def PortAccess(handle , portWrite , ddr):
179 error = ErrorString ()
180 portRead = uint16 ()
181 status = fpgalink.flPortAccess(handle , portWrite , ddr , byref(portRead),
182 byref(error))
183 if (status != FL_SUCCESS):
184 s = str(error.value)
185 fpgalink.flFreeError(error)
186 raise FLException(s)
187 return portRead.value
188
189
190 # Return true if the FPGA is actually running
191 def IsFPGARunning(handle):
192 error = ErrorString ()
193 isRunning = uint8()
194 status = fpgalink.flIsFPGARunning(handle , byref(isRunning), byref(error))
195 if (status != FL_SUCCESS):
196 s = str(error.value)
197 fpgalink.flFreeError(error)
198 raise FLException(s)
199 if (isRunning):
200 return True
201 else:
Appendix B . Low-Level Software 66
202 return False
203
204
205 # Write one or more bytes to the specified channel
206 def WriteChannel(handle , timeout , chan , values):
207 error = ErrorString ()
208 if (isinstance(values , bytearray)):
209 # Write the contents of the byte array:
210 numValues = len(values)
211 BufType = uint8 * numValues
212 buf = BufType.from_buffer(values)
213 status = fpgalink.flWriteChannel(handle , timeout , chan , numValues ,
214 buf , byref(error))
215 elif (isinstance(values , int)):
216 # Write a single integer
217 if (values > 0xFF):
218 raise FLException("Supplied value won’t fit in a byte!")
219 status = fpgalink.flWriteChannel(handle , timeout , chan , 1,
220 (uint8 * 1)(values), byref(error))
221 else:
222 # Write the contents of a file
223 fileLen = uint32 ()
224 fileData = fpgalink.flLoadFile(values.encode(’ascii’), byref(fileLen))
225 if (fileData == None):
226 raise FLException("Cannot load file!")
227 status = fpgalink.flWriteChannel(handle , timeout , chan , fileLen ,
228 fileData , byref(error))
229 fpgalink.flFreeFile(fileData)
230 if (status != FL_SUCCESS):
231 s = str(error.value)
232 fpgalink.flFreeError(error)
233 raise FLException(s)
234
235
236 # Read one or more values from the specified channel
237 def ReadChannel(handle , timeout , chan , count =1):
238
239 error = ErrorString ()
240 if (count == 1):
241 # Read a single byte
242 buf = uint8()
243 status = fpgalink.flReadChannel(handle , timeout , chan , 1,
244 byref(buf), byref(error))
245 returnValue = buf.value
246 else:
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247 # Read multiple bytes
248 byteArray = bytearray(count)
249
250 BufType = uint8 * count
251 buf = BufType.from_buffer(byteArray)
252 status = fpgalink.flReadChannel(handle , timeout , chan , count ,
253 buf , byref(error))
254 returnValue = byteArray
255 if (status != FL_SUCCESS):
256 s = str(error.value)
257 fpgalink.flFreeError(error)
258 raise FLException(s)
259 return returnValue
260
261
262 # Append channel write to init buffer
263 def AppendWriteChannelCommand(handle , chan , values):
264 error = ErrorString ()
265 if (sinstance(values , (list , tuple , array.array))):
266 numValues = len(values)
267 nV = numValues
268 status = fpgalink.flAppendWriteChannelCommand(handle , chan , numValues ,
269 (uint8 * nV)(* values),
270 byref(error))
271 elif (isinstance(values , int)):
272 status = fpgalink.flAppendWriteChannelCommand(handle , chan , 1,
273 (uint8 * 1)(values),
274 byref(error))
275 else:
276 fileLen = uint32 ()
277 fileData = fpgalink.flLoadFile(values , byref(fileLen))
278 if (fileData == None):
279 raise FLException("Cannot load file!")
280 status = fpgalink.flAppendWriteChannelCommand(handle , chan , fileLen ,
281 fileData , byref(error))
282 fpgalink.flFreeFile(fileData)
283 if (status != FL_SUCCESS):
284 s = str(error.value)
285 fpgalink.flFreeError(error)
286 raise FLException(s)
287
288
289 def LoadStandardFirmware(curVidPid , newVidPid , jtagPort):
290 error = ErrorString ()
291 status = fpgalink.flLoadStandardFirmware(curVidPid.encode(’ascii’),
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292 newVidPid.encode(’ascii’),
293 jtagPort.encode(’ascii’),
294 byref(error))
295 if (status != FL_SUCCESS):
296 s = str(error.value)
297 fpgalink.flFreeError(error)
298 print "Error"
299 raise FLException(s)
300 return status == FL_SUCCESS
301
302
303 # Flash standard firmware into the FX2’s EEPROM
304 def FlashStandardFirmware(handle , newVidPid , jtagPort , eepromSize ,
305 xsvfFile=None):
306 error = ErrorString ()
307 status = fpgalink.flFlashStandardFirmware(handle , newVidPid.encode(’ascii’),
308 jtagPort.encode(’ascii’),
309 eepromSize ,
310 xsvfFile.encode(’ascii’),
311 byref(error))
312 if (status != FL_SUCCESS):
313 s = str(error.value)
314 fpgalink.flFreeError(error)
315 raise FLException(s)
B.2 File: lowlevelfunctions.py
The file lowlevelfunctions.py contains a class which handles, as its name suggests, a num-
ber of functions which are abstracted only slightly from hardware interface.
1 import numpy as np
2 import prettytext
3 import comm
4 import math
5 import time
6
7 PS = prettytext.PrettyShell ()
8
9 class LowLevelFunctions ():
10
11 ########################################################################
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12 ###################### Common Setup Parameters #######################
13 ########################################################################
14
15 NEXYS_3_DEFAULT_VIDPID = "1443:0007"
16 ADC_FPGA_VIDPID = "1443:0009"
17 DAC_FPGA_VIDPID = "1443:0008"
18 JTAG_PORT = "D0234"
19
20 FPGA_CLOCK = 100000000 # Hz
21 ADC_BIT_COUNT = 12
22 DAC_BIT_COUNT = 12
23
24 SHORT_TIMOUT = 20 # Timeouts for operations , in ms.
25 MED_TIMOUT = 200
26 LONG_TIMEOUT = 10000
27
28 TINY_SLEEP = 0.0001 # Seconds
29 SMALL_SLEEP = 0.001 # Seconds
30
31 ########################################################################
32 #################### ADC FPGA Setup Parameters #######################
33 ########################################################################
34
35 ADC_RETURN_BUFFER_SIZE = 32768 # Bytes
36 ADC_CALIB_OFFSETS = [-2.6, -7.1, 4.0, -7.18, 9.6,
37 -10.1, -1.0, 0.6, 11.3, -6.5,
38 -5.6, -14.4, -0.8, 5.8, 1.85,
39 -4.5, 0., 0., 0., 0.]
40
41 ADC_READ_FIFO_SIZE_ADDR_1 = 0x01 # Location of 8 MSBs of read fifo size
42 ADC_READ_FIFO_SIZE_ADDR_2 = 0x02 # Location of 8 LSBs of read fifo size
43 ADC_WRITE_FIFO_SIZE_ADDR_1 = 0x3 # Location of 8 LSBs of write fifo size
44
45 ADC_PACKET_HEADER_BYTE = 0xFF
46 ADC_PACKET_FOOTER_BYTE = 0x00
47
48 ADC_CHAN_COUNT_NYBBLE = 0x1 # Choose the number of channels.
49 ADC_SAMPLE_PERIOD_NYBBLE = 0x2 # 1/Fs.
50 ADC_DASCH_NYBBLE = 0x3 # Delay after the sample clock goes high
51 ADC_BLOCK_SIZE_NYBBLE = 0x4 # Choose Sample Block Size.
52 ADC_PROPOGATION_DELAY_NYBBLE = 0x5 # Choose expected propogation time.
53 ADC_READ_TIME_NYBBLE = 0x6 # How long it takes to evaluate sample.
54 ADC_PRW_NYBBLE = 0x7 # Time to keep oe low after read.
55 ADC_NULL_TIME_NYBBLE = 0x8 # Time to keep oe high between reads.
56 ADC_SAMPLE_NOW_BYTE = 0xFF # Instruction to start sampling.
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57
58 # Nybble lookup dictionary
59 ADC_CHAN_COUNT_OPT = {2: 0x1, 4: 0x2, 6: 0x3 , 8: 0x4,
60 10: 0x5, 12: 0x6 , 14: 0x7,
61 16: 0x8, 18: 0x9 , 20: 0xA}
62
63 ADC_SAMPLE_PERIOD_OPT = {50: 0x0, 100: 0x1 , 120: 0x2, 140: 0x3,
64 168: 0x4, 192: 0x5, 220: 0x6 , 256: 0x7 ,
65 300: 0x8, 360: 0x9, 420: 0xA , 480: 0xB ,
66 540: 0xC, 600: 0xD, 720: 0xE , 840: 0xF}
67
68 ADC_BLOCK_SIZE_OPT = {2400: 0x0, 2700: 0x1, 3000: 0x2, 3400: 0x3,
69 3900: 0x4, 4400: 0x5, 5000: 0x6, 6000: 0x7,
70 7200: 0x8, 8500: 0x9, 10000: 0xA , 12000: 0xB ,
71 15000: 0xC, 20000: 0xD, 30000: 0xE, 50000: 0xF}
72
73 ADC_DASCH_OPT = {0: 0x0, 1: 0x1, 2: 0x2, 3: 0x3,
74 4: 0x4, 5: 0x5, 6: 0x6, 7: 0x7,
75 8: 0x8, 9: 0x9 , 10: 0xA , 11: 0xB,
76 12: 0xC, 13: 0xD , 14: 0xE, 15: 0xF}
77
78 ADC_PROPOGATION_OPT = {0: 0x0, 1: 0x1 , 2: 0x2, 3: 0x3,
79 4: 0x4, 5: 0x5, 6: 0x6 , 7: 0x7,
80 8: 0x8, 9: 0x9, 10: 0xA , 11: 0xB,
81 12: 0xC, 13: 0xD, 14: 0xE, 15: 0xF}
82
83 ADC_READ_TIME_OPT = {0: 0x0 , 1: 0x1, 2: 0x2, 3: 0x3 ,
84 4: 0x4, 5: 0x5, 6: 0x6 , 7: 0x7,
85 8: 0x8, 9: 0x9, 10: 0xA, 11: 0xB,
86 12: 0xC, 13: 0xD, 14: 0xE , 15: 0xF}
87
88 ADC_POST_READ_WAIT_OPT = {0: 0x0, 1: 0x1 , 2: 0x2, 3: 0x3,
89 4: 0x4 , 5: 0x5, 6: 0x6 , 7: 0x7,
90 8: 0x8 , 9: 0x9, 10: 0xA, 11: 0xB,
91 12: 0xC, 13: 0xD, 14: 0xE , 15: 0xF}
92
93 ADC_NULL_TIME_OPT = {0: 0x0 , 1: 0x1, 2: 0x2, 3: 0x3 ,
94 4: 0x4, 5: 0x5, 6: 0x6 , 7: 0x7,
95 8: 0x8, 9: 0x9, 10: 0xA, 11: 0xB,
96 12: 0xC, 13: 0xD, 14: 0xE , 15: 0xF}
97
98 # SETTINGS FOR "SLOW" OPERATION
99
100 # The of the form: {chan_count: sample_period}
101 ADC_SAMPLE_RATES_SLOW = {2: 600, 4: 600, 6: 600, 8: 600,
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102 10: 600, 12: 600, 14: 600, 16: 360,
103 18: 600, 20: 600}
104
105 ADC_SLOW_DASCH = {2: 10, 4: 10, 6: 15, 8: 10, 10: 10,
106 12: 10, 14: 10, 16: 10, 18: 10, 20: 10}
107
108 ADC_SLOW_PROPOGATION_DELAY = {2: 8, 4: 8, 6: 15, 8: 8, 10: 8,
109 12: 8, 14: 8, 16: 8, 18: 8, 20: 8}
110
111
112 ADC_SLOW_NULL_TIME = {2: 10, 4: 10, 6: 10, 8: 15, 10: 10,
113 12: 10, 14: 10, 16: 10, 18: 10, 20: 10}
114
115 # SETTINGS FOR "MEDIUM" OPERATION
116
117 # The of the form: {chan_count: sample_period}
118 ADC_SAMPLE_RATES_MEDIUM = {2: 420, 4: 420, 6: 360, 8: 360,
119 10: 300, 12: 300, 14: 220, 16: 220,
120 18: 192, 20: 192}
121
122 ADC_MED_DASCH = {2: 7, 4: 7, 6: 7, 8: 7, 10: 7,
123 12: 7, 14: 7, 16: 7, 18: 7, 20: 7}
124
125 ADC_MED_PROPOGATION_DELAY = {2: 7, 4: 7, 6: 7, 8: 7, 10: 7,
126 12: 7, 14: 7, 16: 7, 18: 7, 20: 7}
127
128 ADC_MED_NULL_TIME = {2: 1, 4: 1, 6: 1, 8: 1, 10: 1,
129 12: 1, 14: 1, 16: 1, 18: 1, 20: 1}
130
131 # SETTINGS FOR FAST" OPERATION
132
133 # The of the form: {chan_count: sample_period}
134 ADC_SAMPLE_RATES_FAST = {2: 50, 4: 50, 6: 100, 8: 100,
135 10: 100, 12: 100, 14: 140, 16: 140,
136 18: 168, 20: 168}
137
138 ADC_FAST_DASCH = {2: 6, 4: 6, 6: 6, 8: 6, 10: 6,
139 12: 6, 14: 6, 16: 6, 18: 6, 20: 6}
140
141 ADC_FAST_PROPOGATION_DELAY = {2: 6, 4: 6, 6: 6, 8: 6, 10: 6,
142 12: 6, 14: 6, 16: 6, 18: 6, 20: 6}
143
144 ADC_FAST_NULL_TIME = {2: 0, 4: 0, 6: 0, 8: 0, 10: 0,
145 12: 0, 14: 0, 16: 0, 18: 0, 20: 0}
146
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147 # SETTINGS COMMON TO ALL SPEEDS
148
149 ADC_SLOW_READ_TIME = 1
150 ADC_MED_READ_TIME = 1
151 ADC_FAST_READ_TIME = 1
152
153 ADC_SLOW_PRW_TIME = 0
154 ADC_MED_PRW_TIME = 0
155 ADC_FAST_PRW_TIME = 0
156
157 ########################################################################
158 #################### DAC FPGA Setup Parameters #######################
159 ########################################################################
160
161 DAC_CPWE_NYBBLE = 0x1 # Choose cycles -per -wave -element.
162 DAC_CHAN_COUNT_NYBBLE = 0x2 # Choose the number of channels.
163 DAC_BLOCK_SIZE_NYBBLE = 0x3 # Choose Sample Block Size.
164 DAC_PROPOGATION_DELAY_NYBBLE = 0x4 # Choose expected propogation time.
165 DAC_WRITE_TIME_NYBBLE = 0x5 # How long it takes to evaluate sample.
166 DAC_NULL_TIME_NYBBLE = 0x6 # Time to keep oe high between reads.
167 DAC_OUTPUT_NOW_BYTE = 0xFF # Instruction to start sampling.
168
169 DAC_COARSE_PHASE_CRUMBYL = 0b01 # Coarse phase adjustment bit pair.
170 DAC_FINE_PHASE_CRUMBYL = 0b10 # Fine phase adjustment bit pair.
171
172 DAC_WAVE_MSBS_CRUMBYL = 0b10
173 DAC_WAVE_LSBS_CRUMBYL = 0b01
174
175 DAC_CONTROL_ADDR = 0
176 DAC_WAVE_ADDR = 127
177
178 DAC_SKIP_RATE = 8
179
180 DAC_WRITE_FIFO_CHAN_ADDR = {0: 0x01 , 1: 0x02 , 2: 0x03 , 3: 0x04 ,
181 4: 0x05 , 5: 0x06 , 6: 0x07 , 7: 0x08 ,
182 8: 0x09 , 9: 0x0A , 10: 0x0B , 11: 0x0C ,
183 12: 0x0D , 13: 0x0E , 14: 0x0F , 15: 0x10 ,
184 16: 0x11 , 17: 0x12 , 18: 0x13 , 19: 0x14}
185
186 DAC_CHAN_COUNT_OPT = {1: 0x1, 2: 0x2 , 3: 0x3, 4: 0x4,
187 5: 0x5, 6: 0x6, 7: 0x7 , 8: 0x8,
188 10: 0x9, 12: 0xA, 14: 0xB, 16: 0xC,
189 18: 0XD, 20: 0xE}
190
191 DAC_BLOCK_SIZE_OPT = {0: 0x0, 1: 0x1 , 2: 0x2, 3: 0x3,
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192 4: 0x4, 5: 0x5, 6: 0x6 , 8: 0x7,
193 10: 0x8, 12: 0x9, 15: 0xA, 18: 0xB,
194 21: 0xC, 25: 0xD, 30: 0xE, 40: 0xF}
195
196 DAC_PROPOGATION_OPT = {0: 0x0, 1: 0x1 , 2: 0x2, 3: 0x3,
197 4: 0x4, 5: 0x5, 6: 0x6 , 7: 0x7,
198 8: 0x8, 9: 0x9, 10: 0xA , 11: 0xB,
199 12: 0xC, 13: 0xD, 14: 0xE, 15: 0xF}
200
201 DAC_WRITE_TIME_OPT = {0: 0x0, 1: 0x1 , 2: 0x2, 3: 0x3,
202 4: 0x4, 5: 0x5, 6: 0x6 , 7: 0x7,
203 8: 0x8, 9: 0x9, 10: 0xA , 11: 0xB,
204 12: 0xC, 13: 0xD, 14: 0xE, 15: 0xF}
205
206 DAC_NULL_TIME_OPT = {0: 0x0 , 1: 0x1, 2: 0x2, 3: 0x3 ,
207 4: 0x4, 5: 0x5, 6: 0x6 , 7: 0x7,
208 8: 0x8, 9: 0x9, 10: 0xA , 11: 0xB,
209 12: 0xC, 13: 0xD, 14: 0xE, 15: 0xF}
210
211 DAC_SLOW_PROPOGATION_DELAY = 8
212 DAC_MED_PROPOGATION_DELAY = 4
213 DAC_FAST_PROPOGATION_DELAY = 1
214
215 DAC_SLOW_WRITE_TIME = 8
216 DAC_MED_WRITE_TIME = 4
217 DAC_FAST_WRITE_TIME = 1
218
219 DAC_SLOW_NULL_TIME = 8
220 DAC_MED_NULL_TIME = 4
221 DAC_FAST_NULL_TIME = 1
222
223 def __init__(self):
224
225 comm.fpgalink.flInitialise () # Start the fpgalink library.
226
227 ############### Handles and Awareness Parameters ##############
228
229 self.firmware_good_adc = False
230 self.firmware_good_dac = False
231
232 self.adc_configured = False
233 self.dac_configured = False
234
235 self.adc_fpga_handle = ’None’
236 self.dac_fpga_handle = ’None’
Appendix B . Low-Level Software 74
237
238 ###### ADC FPGA Configuration and Calculated Parameters #######
239
240 self.adc_chan_count = ’None’
241 self.adc_sample_rate = ’None’
242 self.adc_block_size = ’None’
243 self.adc_sample_period = ’None’
244
245 self.adc_dasch = ’None’
246 self.adc_prop_delay = ’None’
247 self.adc_read_time = ’None’
248 self.adc_prw_time = ’None’
249 self.adc_null_time = ’None’
250
251 self.adc_exact_sample_rate = ’None’
252 self.adc_buffer_full_time = ’None’
253 self.adc_bytes_per_block = ’None’
254 self.adc_bytes_per_sample = ’None’
255 self.adc_data_rate = ’None’
256
257 self.adc_n_blocks_requested = 0
258 self.adc_n_blocks_fulfilled = 0
259
260 ###### DAC FPGA Configuration and Calculated Parameters #######
261
262 self.dac_chan_count = ’None’
263 self.dac_waveform = ’None’
264 self.dac_amplitude = ’None’
265
266 self.dac_prop_delay = ’None’
267 self.dac_write_time = ’None’
268 self.dac_null_time = ’None’
269
270 self.dac_block_size = ’None’
271
272 ########################################################################
273 ############## FUNCTIONS APPLICABLE TO BOTH ADC AND DAC ################
274 ########################################################################
275
276 def guidedSetup(self):
277
278 time_to_load_and_connect = 5
279
280 adc_loaded = comm.AwaitDevice(self.ADC_FPGA_VIDPID , 2)
281 dac_loaded = comm.AwaitDevice(self.DAC_FPGA_VIDPID , 2)
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282
283 PS.setIndent (1)
284
285 if adc_loaded and dac_loaded:
286 PS.say("Both Nexys 3 Boards are Connected With Proper Firmware.")
287 PS.instruct("Make sure the USB drives are connected.")
288 PS.pause ()
289 PS.say("Jolly good then.")
290
291 elif adc_loaded:
292 PS.say("ADC Nexys 3 Board is Connected and Loaded.")
293 PS.instruct("Plug in the DAC Nexys 3 Board (RED) Now.")
294 PS.pause ()
295 PS.say("Attempting to load firmware to DAC Nexys 3.")
296
297 self.programFirmware("DAC")
298
299 for i in range(time_to_load_and_connect):
300 time.sleep (1)
301 PS.say("...")
302
303 dac_now_loaded = comm.AwaitDevice(self.DAC_FPGA_VIDPID , 2)
304
305 if dac_now_loaded:
306 PS.say("Sucess. Firmware Loading Complete.")
307 PS.instruct("Now , plug in the usb drives.")
308 PS.pause ()
309 PS.say("Okay , moving right along.")
310
311 elif dac_loaded:
312 PS.say("DAC Nexys 3 Board is Connected and Loaded.")
313 PS.instruct("Plug in the ADC Nexys 3 Board (BLUE) Now.")
314 PS.pause ()
315 PS.say("Attempting to load firmware to ADC Nexys 3.")
316
317 self.programFirmware("ADC")
318
319 for i in range(time_to_load_and_connect):
320 time.sleep (1)
321 PS.say("...")
322
323 adc_now_loaded = comm.AwaitDevice(self.ADC_FPGA_VIDPID , 2)
324
325 if adc_now_loaded:
326 PS.say("Sucess. Firmware Loading Complete.")
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327 PS.instruct("Now , plug in the usb drives.")
328 PS.say("Okay , moving right along.")
329
330 else:
331 PS.say("No boards connected with proper firmware.")
332 PS.instruct("Unplug any usb drives from the Nexys 3 boards.")
333 PS.instruct("Plug in the DAC Nexys 3 Board (RED) Now.")
334 PS.pause ()
335 PS.say("Attempting to load firmware to DAC Nexys 3.")
336
337 self.programFirmware("DAC")
338
339 for i in range(time_to_load_and_connect):
340 time.sleep (1)
341 PS.say("...")
342 dac_now_loaded = comm.AwaitDevice(self.DAC_FPGA_VIDPID , 2)
343 if dac_now_loaded:
344 PS.say("Sucess. DAC FPGA Firmware Loading Complete.")
345 else:
346 PS.error("DAC FPGA firmware did not load. ")
347
348 PS.instruct("Plug in the ADC Nexys 3 (BLUE) Board Now.")
349 PS.pause ()
350 PS.say("Attempting to load firmware to ADC Nexys 3.")
351
352 self.programFirmware("ADC")
353
354 for i in range(time_to_load_and_connect):
355 time.sleep (1)
356 PS.say("...")
357 adc_now_loaded = comm.AwaitDevice(self.ADC_FPGA_VIDPID , 2)
358 if adc_now_loaded:
359 PS.say("Sucess. ADC FPGA Firmware Loading Complete.")
360 else:
361 PS.error("ADC FPGA firmware did not load.")
362
363 PS.instruct("Now , plug in the usb drives.")
364 PS.say("Okay , moving right along.")
365
366 def programFirmware(self , which):
367
368 current_vidpid = self.NEXYS_3_DEFAULT_VIDPID
369 jtag = self.JTAG_PORT
370
371 if which == "ADC":
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372
373 new_voidpid = self.ADC_FPGA_VIDPID
374 already_done = comm.AwaitDevice(new_voidpid , 5)
375 if not already_done:
376 try:
377 comm.LoadStandardFirmware(current_vidpid , new_voidpid , jtag)
378 self.firmware_good_adc = True
379 except:
380 PS.error("ADC Firmware Load Failed.")
381 self.firmware_good_adc = False
382 else:
383 self.firmware_good_adc = True
384
385 elif which == "DAC":
386
387 new_voidpid = self.DAC_FPGA_VIDPID
388 already_done = comm.AwaitDevice(new_voidpid , 5)
389 if not already_done:
390 try:
391 comm.LoadStandardFirmware(current_vidpid , new_voidpid , jtag)
392 self.firmware_good_dac = True
393 except:
394 PS.error("DAC Firmware Load Failed.")
395 self.firmware_good_dac = False
396 else:
397 self.firmware_good_dac = True
398 return already_done
399
400 def connectTo(self , which):
401
402 if which == "ADC":
403 self.adc_fpga_handle = comm.connect(self.ADC_FPGA_VIDPID)
404 elif which == "DAC":
405 self.dac_fpga_handle = comm.connect(self.DAC_FPGA_VIDPID)
406
407 def disconnectFrom(self , which):
408
409 if which == "ADC":
410 comm.disconnect(self.adc_fpga_handle)
411 elif which == "DAC":
412 comm.disconnect(self.dac_fpga_handle)
413
414 def getFromFpgaBuffer(self , which , acquire_size =1):
415
416 if which == "ADC":
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417 if self.adc_fpga_handle != ’None’:
418 the_data = comm.ReadChannel(self.adc_fpga_handle ,
419 self.LONG_TIMEOUT , 0x00 ,
420 acquire_size)
421 else:
422 PS.warn("ADC Not Connected , cannot collect data.")
423 the_data = ’None’
424
425 elif which == "DAC":
426 if self.dac_fpga_handle != ’None’:
427 the_data = comm.ReadChannel(self.dac_fpga_handle ,
428 self.LONG_TIMEOUT , 0x00 ,
429 acquire_size)
430 else:
431 PS.warn("DAC Not Connected , cannot collect data.")
432 the_data = ’None’
433 return the_data
434
435 def sendToFpga(self , which , the_channel , the_byte , timeout =0):
436
437 if timeout == 0:
438 timeout = self.SHORT_TIMOUT
439
440 if which == "ADC":
441 if self.adc_fpga_handle != ’None’:
442 comm.WriteChannel(self.adc_fpga_handle , timeout ,
443 the_channel , the_byte)
444 else:
445 PS.warn("ADC Not Connected , cannot send data.")
446
447 elif which == "DAC":
448 if self.dac_fpga_handle != ’None’:
449 comm.WriteChannel(self.dac_fpga_handle , timeout ,
450 the_channel , the_byte)
451 else:
452 PS.warn("DAC Not Connected , cannot send data.")
453
454 def loadOptions(self , which):
455 if which == "ADC":
456 if self.adc_fpga_handle != ’None’:
457 if (self.adc_sample_period != ’None’
458 and self.adc_chan_count != ’None’
459 and self.adc_block_size != ’None’
460 and self.adc_prop_delay != ’None’
461 and self.adc_null_time != ’None’
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462 and self.adc_read_time != ’None’
463 and self.adc_dasch != ’None’):
464
465 # Set the number of channels.
466 chan_byte = ((self.ADC_CHAN_COUNT_NYBBLE << 4) +
467 self.ADC_CHAN_COUNT_OPT[self.adc_chan_count ])
468
469 self.sendToFpga("ADC", 0x00 , chan_byte)
470 time.sleep(self.SMALL_SLEEP)
471
472 # Set the Delay Between Data Sets.
473 samp_byte = ((self.ADC_SAMPLE_PERIOD_NYBBLE << 4) +
474 self.ADC_SAMPLE_PERIOD_OPT[self.adc_sample_period ])
475
476 self.sendToFpga("ADC", 0x00 , samp_byte)
477 time.sleep(self.SMALL_SLEEP)
478
479 # Set the Delay After Sample High.
480 dasch_byte = ((self.ADC_DASCH_NYBBLE << 4) +
481 self.ADC_DASCH_OPT[self.adc_dasch ])
482
483 self.sendToFpga("ADC", 0x00 , dasch_byte)
484 time.sleep(self.SMALL_SLEEP)
485
486 # Set the Block Size.
487 bsiz_byte = ((self.ADC_BLOCK_SIZE_NYBBLE << 4) +
488 self.ADC_BLOCK_SIZE_OPT[self.adc_block_size ])
489
490 self.sendToFpga("ADC", 0x00 , bsiz_byte)
491 time.sleep(self.SMALL_SLEEP)
492
493 # Set the propogation delay time.
494 prop_byte = ((self.ADC_PROPOGATION_DELAY_NYBBLE << 4) +
495 self.ADC_PROPOGATION_OPT[self.adc_prop_delay ])
496
497 self.sendToFpga("ADC", 0x00 , prop_byte)
498 time.sleep(self.SMALL_SLEEP)
499
500 # Set the read time.
501 rtim_byte = ((self.ADC_READ_TIME_NYBBLE << 4) +
502 self.ADC_READ_TIME_OPT[self.adc_read_time ])
503
504 self.sendToFpga("ADC", 0x00 , rtim_byte)
505 time.sleep(self.SMALL_SLEEP)
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507 # Set the post -read -wait time.
508 prwt_byte = ((self.ADC_PRW_NYBBLE << 4) +
509 self.ADC_POST_READ_WAIT_OPT[self.adc_prw_time ])
510
511 self.sendToFpga("ADC", 0x00 , prwt_byte)
512 time.sleep(self.SMALL_SLEEP)
513
514 # Set the null time.
515 null_byte = ((self.ADC_NULL_TIME_NYBBLE << 4) +
516 self.ADC_NULL_TIME_OPT[self.adc_null_time ])
517
518 self.sendToFpga("ADC", 0x00 , null_byte)
519 time.sleep(self.SMALL_SLEEP)
520
521 self.adc_configured = True
522
523 else:
524 PS.error("Not all ADC options set , cannot load config.")
525 else:
526 PS.error("ADC Not Connected , cannot load config.")
527
528 elif which == "DAC":
529 if self.dac_fpga_handle != ’None’:
530 if (self.dac_chan_count != ’None’
531 and self.dac_block_size != ’None’
532 and self.dac_prop_delay != ’None’
533 and self.dac_write_time != ’None’
534 and self.dac_null_time != ’None’
535 ):
536
537 # Set the number of channels.
538 chan_byte = ((self.DAC_CHAN_COUNT_NYBBLE << 4) +
539 self.DAC_CHAN_COUNT_OPT[self.dac_chan_count ])
540
541 self.sendToFpga("DAC", self.DAC_CONTROL_ADDR , chan_byte)
542 time.sleep(self.SMALL_SLEEP)
543
544 # Set the Block Size.
545 bsiz_byte = ((self.DAC_BLOCK_SIZE_NYBBLE << 4) +
546 self.DAC_BLOCK_SIZE_OPT[self.dac_block_size ])
547
548 self.sendToFpga("DAC", self.DAC_CONTROL_ADDR , bsiz_byte)
549 time.sleep(self.SMALL_SLEEP)
550
551 # Set the propogation delay time.
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552 prop_byte = ((self.DAC_PROPOGATION_DELAY_NYBBLE << 4) +
553 self.DAC_PROPOGATION_OPT[self.dac_prop_delay ])
554
555 self.sendToFpga("DAC", self.DAC_CONTROL_ADDR , prop_byte)
556 time.sleep(self.SMALL_SLEEP)
557
558 # Set the write time.
559 wtim_byte = ((self.DAC_WRITE_TIME_NYBBLE << 4) +
560 self.DAC_WRITE_TIME_OPT[self.dac_write_time ])
561
562 self.sendToFpga("DAC", self.DAC_CONTROL_ADDR , wtim_byte)
563 time.sleep(self.SMALL_SLEEP)
564
565 # Set the null time.
566 null_byte = ((self.DAC_NULL_TIME_NYBBLE << 4) +
567 self.DAC_NULL_TIME_OPT[self.dac_null_time ])
568
569 self.sendToFpga("DAC", self.DAC_CONTROL_ADDR , null_byte)
570 time.sleep(self.SMALL_SLEEP)
571
572 self.dac_configured = True
573
574 else:
575 PS.error("Not all DAC options set , cannot load config.")
576 else:
577 PS.error("DAC Not Connected , cannot load config.")
578
579 def setChannelCount(self , which , n_channels):
580
581 if which == "ADC":
582 if n_channels in self.ADC_CHAN_COUNT_OPT:
583 self.adc_chan_count = n_channels
584 else:
585 PS.warn("Invalid ADC Channel Count.")
586
587 elif which == "DAC":
588 if n_channels in self.DAC_CHAN_COUNT_OPT:
589 self.dac_chan_count = n_channels
590 else:
591 PS.warn("Invalid DAC Channel Count.")
592
593 def setBlockSize(self , which , the_block_size , prints=True):
594
595 if which == "ADC":
596 if the_block_size in self.ADC_BLOCK_SIZE_OPT:
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597 self.adc_block_size = the_block_size
598 self.adc_bytes_per_sample = self.adc_chan_count * 3 / 2 + 1
599 self.adc_bytes_per_block = self.adc_bytes_per_sample * \
600 self.adc_block_size
601 if prints:
602 PS.say("There are " +
603 repr(self.adc_bytes_per_block / 1000) +
604 " kB in each sample block.")
605 else:
606 PS.warn("Invalid ADC Block Size.")
607
608 elif which == "DAC":
609 if the_block_size in self.DAC_BLOCK_SIZE_OPT:
610 self.dac_block_size = the_block_size
611 else:
612 PS.warn("Invalid DAC Block Size.")
613 else:
614 PS.warn("’Which’ must be ADC or DAC.")
615
616 def binaryString(x, width):
617
618 return ’’.join(str((x >> i) & 1) for i in xrange(width - 1, -1, -1))
619
620 ########################################################################
621 ######################## ADC -SPECIFIC FUNCTIONS ########################
622 ########################################################################
623
624 def setAdcSampleRate(self , how_fast="Slow", prints=True):
625
626 if self.adc_fpga_handle != ’None’:
627 if self.adc_chan_count != ’None’:
628
629 if how_fast == "Slow":
630 self.adc_sample_period = \
631 self.ADC_SAMPLE_RATES_SLOW[self.adc_chan_count]
632
633 self.adc_dasch = \
634 self.ADC_SLOW_DASCH[self.adc_chan_count]
635
636 self.adc_prop_delay = \
637 self.ADC_SLOW_PROPOGATION_DELAY[self.adc_chan_count]
638
639 self.adc_read_time = \
640 self.ADC_SLOW_READ_TIME
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642 self.adc_prw_time = \
643 self.ADC_SLOW_PRW_TIME
644
645 self.adc_null_time = \
646 self.ADC_SLOW_NULL_TIME[self.adc_chan_count]
647
648 elif how_fast == "Medium":
649 self.adc_sample_period = \
650 self.ADC_SAMPLE_RATES_MEDIUM[self.adc_chan_count]
651
652 self.adc_dasch = \
653 self.ADC_MED_DASCH[self.adc_chan_count]
654
655 self.adc_prop_delay = \
656 self.ADC_MED_PROPOGATION_DELAY[self.adc_chan_count]
657
658 self.adc_read_time = \
659 self.ADC_MED_READ_TIME
660
661 self.adc_prw_time = \
662 self.ADC_MED_PRW_TIME
663
664 self.adc_null_time = \
665 self.ADC_MED_NULL_TIME[self.adc_chan_count]
666
667 elif how_fast == "Fast":
668 self.adc_sample_period = \
669 self.ADC_SAMPLE_RATES_FAST[self.adc_chan_count]
670
671 self.adc_dasch = \
672 self.ADC_FAST_DASCH[self.adc_chan_count]
673
674 self.adc_prop_delay = \
675 self.ADC_FAST_PROPOGATION_DELAY[self.adc_chan_count]
676
677 self.adc_read_time = \
678 self.ADC_FAST_READ_TIME
679
680 self.adc_prw_time = \
681 self.ADC_FAST_PRW_TIME
682
683 self.adc_null_time = \
684 self.ADC_FAST_NULL_TIME[self.adc_chan_count]
685
686 self.adc_exact_sample_rate = \
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687 float(self.FPGA_CLOCK) / self.adc_sample_period
688
689 self.adc_data_rate = \
690 (math.ceil(float(self.adc_chan_count) * 3 / 2)
691 * self.adc_exact_sample_rate * 12)
692 else:
693 PS.warn("You Must Declare channel count before sample rate.")
694 else:
695 PS.warn("ADC is not connected , cannot set sample_rate.")
696
697 if prints:
698 PS.say("ADC Sample Rate is " +
699 repr(int(self.adc_exact_sample_rate / 1000)) + " kSps.")
700
701 return self.adc_exact_sample_rate
702
703 def getAdcFpgaReadBufferSize(self):
704
705 if self.adc_fpga_handle != ’None’:
706
707 msB = comm.ReadChannel(self.adc_fpga_handle , self.MED_TIMOUT ,
708 self.ADC_READ_FIFO_SIZE_ADDR_1 , 1)
709
710 lsB = comm.ReadChannel(self.adc_fpga_handle , self.MED_TIMOUT ,
711 self.ADC_READ_FIFO_SIZE_ADDR_2 , 1)
712
713 the_size = (msB << 8) + lsB
714 else:
715 PS.warn("ADC Not Connected , cannot get buffer size.")
716 the_size = ’None’
717
718 return the_size
719
720 def getAdcSampleBlock(self):
721
722 blocks_unfulfilled = \
723 self.adc_n_blocks_requested - self.adc_n_blocks_fulfilled
724
725 if self.adc_configured and blocks_unfulfilled > 0:
726 new_block = self.getFromFpgaBuffer("ADC", self.adc_bytes_per_block)
727
728 self.adc_n_blocks_fulfilled += 1
729
730 else:
731 PS.warn("ADC has not yet been configured , or there are" +
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732 "no pending blocks.")
733
734 return new_block
735
736 def requestAdcSampleBlock(self):
737
738 if self.adc_configured:
739 self.sendToFpga("ADC", 0x00 , self.ADC_SAMPLE_NOW_BYTE)
740 self.adc_n_blocks_requested += 1
741 else:
742 PS.warn("ADC has not yet been configured , cannot get sample block.")
743
744 def makeAdcSampleArray(self):
745 if self.adc_configured:
746 self.current_samples = np.zeros((self.adc_chan_count ,
747 self.adc_block_size))
748 else:
749 PS.warn("ADC has not yet been configured , cannot make zero array.")
750
751 def parseAdcSampleBlock(self , the_block):
752
753 # For all the sample blocks.
754 for i in range(len(the_block) / self.adc_bytes_per_sample):
755
756 # For each element in one sample block.
757 for j in range(self.adc_bytes_per_sample):
758
759 if not ((j - 1) % 3): # If j is multiple of 3. [0,3,6]
760
761 hors_index = (i * self.adc_bytes_per_sample) + j
762
763 # [0, 2, 4], i
764 self.current_samples [(j * 2 / 3), i] = (
765 (the_block[hors_index] << 4) +
766 (( the_block[hors_index + 1] & 0xF0) >> 4))
767
768
769 elif not (j - 2) % 3: # Or [1, 4, 7]p
770
771 hors_index = (i * self.adc_bytes_per_sample) + j
772
773 # [1, 3, 5], i
774 self.current_samples [(((j - 1) * 2 / 3 + 1)), i] = (
775 (( the_block[hors_index] & 0x0F) << 8) +
776 the_block[hors_index + 1])
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777
778 # Trim the values of the ADCs
779 for i in range(self.adc_chan_count):
780 self.current_samples[i, :] = np.add(self.current_samples[i, :],
781 self.ADC_CALIB_OFFSETS[i])
782
783 return self.current_samples
784
785 def getOneAdcSampleBlock(self , prints=True):
786
787 self.requestAdcSampleBlock ()
788
789 start_time = float(time.time())
790 new_block = self.getAdcSampleBlock ()
791 end_time = float(time.time())
792
793 if prints:
794 dt = float(end_time - start_time)
795 rate = (float(self.adc_bytes_per_block) / dt / 1000000)
796 PS.say("ADC data transfer rate over USB is %0.3f MBps" % (rate))
797
798 self.makeAdcSampleArray ()
799
800 the_good_samples = self.parseAdcSampleBlock(new_block)
801
802 return the_good_samples
803
804 def obtainAdcSampleBlock(self , prints=True):
805
806 start_time = float(time.time())
807 new_block = self.getAdcSampleBlock ()
808 end_time = float(time.time())
809
810 if prints:
811 dt = float(end_time - start_time)
812 rate = (float(self.adc_bytes_per_block) / dt / 1000000)
813 PS.say("ADC data transfer rate over USB is %0.3f MBps" % (rate))
814
815 self.makeAdcSampleArray ()
816 the_good_samples = self.parseAdcSampleBlock(new_block)
817
818 return the_good_samples
819
820 def calculateAdcTimeArray(self , offset =0):
821
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822 t = [(i / self.adc_exact_sample_rate + offset)
823 for i in range(self.adc_block_size)]
824
825 return t
826
827 ########################################################################
828 ######################## DAC -SPECIFIC FUNCTIONS ########################
829 ########################################################################
830
831 def makeOneInvertedCosine(self , freq , amp , offset =0.0):
832
833 the_length = self.FPGA_CLOCK / (freq * self.DAC_SKIP_RATE)
834 the_array = [0 for i in range(int(the_length))]
835
836 for i in range(int(the_length)):
837 phase = float(i) / float(the_length) * 2 * 3.14159
838
839 val = amp * 2 ** (self.DAC_BIT_COUNT - 1) * \
840 (-1 * math.cos(phase) + 1)\
841 + offset * 2.0 ** (self.DAC_BIT_COUNT)
842
843 the_array[i] = int(val)
844
845 return the_array
846
847 def makeLinearChirp(self , start_freq , end_freq , amp , wave_cycles):
848
849 avg_freq = (start_freq + end_freq) / 2
850 total_time = float(wave_cycles) * (1 / float(avg_freq))
851 total_fpga_clock_cycles = int(total_time * self.FPGA_CLOCK)
852 total_sample_size = int(total_fpga_clock_cycles / self.DAC_SKIP_RATE)
853
854 the_array = [0 for i in range(total_sample_size)]
855
856 k = (start_freq - end_freq) / (total_time)
857
858 for i in range(total_sample_size):
859 time = float(i) * self.DAC_SKIP_RATE / self.FPGA_CLOCK
860 phase = 2 * 3.14159 * (( start_freq * time) + (k / 2 * time ** 2))
861 val = amp * 2 ** (self.DAC_BIT_COUNT - 1) *\
862 (-1 * math.cos(phase) + 1)
863
864 the_array[i] = int(val)
865
866 return the_array
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867
868 def makeLinearCyclicChirp(self , start_freq , end_freq , amp , wave_cycles):
869
870 avg_freq = (start_freq + end_freq) / 2
871 total_time = float(wave_cycles) * (1 / float(avg_freq))
872
873 total_fpga_clock_cycles = int(total_time * self.FPGA_CLOCK)
874 rising_fpga_clock_cycles = int(total_time / 2 * self.FPGA_CLOCK)
875 falling_fpga_clock_cycles = int(total_time / 2 * self.FPGA_CLOCK)
876
877 total_sample_size = total_fpga_clock_cycles / self.DAC_SKIP_RATE
878 rising_sample_size = rising_fpga_clock_cycles / self.DAC_SKIP_RATE
879 falling_sample_size = falling_fpga_clock_cycles / self.DAC_SKIP_RATE
880
881 the_array = [0 for i in range(total_sample_size)]
882
883 k_up = 2 * (start_freq - end_freq) / (total_time)
884 k_down = 2 * (start_freq - end_freq) / (total_time)
885
886 for i in range(rising_sample_size):
887 time = float(i) * self.DAC_SKIP_RATE / self.FPGA_CLOCK
888
889 phase = 2 * 3.14159 * (( start_freq * time) +
890 (k_up / 2 * time ** 2))
891
892 val = amp * 2 ** (self.DAC_BIT_COUNT - 1) *\
893 (-1 * math.cos(phase) + 1)
894
895 the_array[i] = int(val)
896
897 for i in range(falling_sample_size):
898 time = float(i) * self.DAC_SKIP_RATE / self.FPGA_CLOCK
899
900 phase = 2 * 3.14159 * (( end_freq * time) +
901 (k_down / 2 * time ** 2))
902
903 val = amp * 2 ** (self.DAC_BIT_COUNT - 1) *\
904 (-1 * math.cos(phase) + 1)
905
906 the_array[i + rising_sample_size] = int(val)
907
908 return the_array
909
910 def uploadDacWaveform(self , the_wave_array):
911
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912 for i in range(len(the_wave_array)):
913
914 if the_wave_array[i] > 4095:
915 PS.warn("Wave Array has Value Above 4095. It will be clipped.")
916 the_wave_array[i] = 4095
917 elif the_wave_array[i] < 0:
918 PS.warn("Wave Array has value below 0, it will be clipped.")
919 the_wave_array[i] = 0
920
921 msbs = (the_wave_array[i] >> 6) + (self.DAC_WAVE_MSBS_CRUMBYL << 6)
922
923 # Use 8 bit mode , neglect the last 4 digits.
924 lsbs = (the_wave_array[i] & 48) + (self.DAC_WAVE_LSBS_CRUMBYL << 6)
925
926 self.sendToFpga("DAC", self.DAC_WAVE_ADDR , lsbs , 30)
927 self.sendToFpga("DAC", self.DAC_WAVE_ADDR , msbs , 30)
928
929 self.sendToFpga("DAC", self.DAC_WAVE_ADDR , 0xC0)
930
931 def setDacRefreshSpeed(self , the_speed="Slow", prints=True):
932
933 if the_speed == "Slow":
934 self.dac_prop_delay = self.DAC_SLOW_PROPOGATION_DELAY
935 self.dac_write_time = self.DAC_SLOW_WRITE_TIME
936 self.dac_null_time = self.DAC_SLOW_NULL_TIME
937 elif the_speed == "Medium":
938 self.dac_prop_delay = self.DAC_MED_PROPOGATION_DELAY
939 self.dac_write_time = self.DAC_MED_WRITE_TIME
940 self.dac_null_time = self.DAC_MED_NULL_TIME
941 elif the_speed == "Fast":
942 self.dac_prop_delay = self.DAC_FAST_PROPOGATION_DELAY
943 self.dac_write_time = self.DAC_FAST_WRITE_TIME
944 self.dac_null_time = self.DAC_FAST_NULL_TIME
945 else:
946 PS.warn("Speed not available.")
947
948 if prints:
949 dac_refresh_rate = (self.FPGA_CLOCK / (self.dac_prop_delay +
950 self.dac_write_time + self.dac_null_time)
951 * (1.0 / self.dac_chan_count))
952 PS.say("DAC refresh rate is %0.4f" % (dac_refresh_rate))
953
954 return dac_refresh_rate
955
956 def setDacCoarsePhase(self , the_channel , the_coarse_phase):
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957
958 if the_channel in self.DAC_WRITE_FIFO_CHAN_ADDR:
959 if int(the_coarse_phase / 64) < (2 ** 6 - 1):
960 coarse_byte = (self.DAC_COARSE_PHASE_CRUMBYL << 6) + \
961 int(the_coarse_phase / 64)
962 self.sendToFpga("DAC", the_channel + 1, coarse_byte)
963 else:
964 PS.warn("Invalid coarse phase value.")
965 else:
966 PS.warn("Invalid Channel")
967
968 def setDacFinePhase(self , the_channel , the_fine_phase):
969
970 if the_channel in self.DAC_WRITE_FIFO_CHAN_ADDR:
971 if int(the_fine_phase) < (2 ** 6 - 1):
972 fine_byte = (self.DAC_FINE_PHASE_CRUMBYL << 6) + \
973 int(the_fine_phase)
974
975 self.sendToFpga("DAC", the_channel + 1, fine_byte)
976 else:
977 PS.warn("Invalid fine phase value.")
978 else:
979 PS.warn("Invalid Channel")
980
981 def queueTransmitBlock(self):
982
983 self.sendToFpga("DAC", self.DAC_CONTROL_ADDR , self.DAC_OUTPUT_NOW_BYTE)
984
985
986 if __name__ == "__main__":
987 setup = LowLevelFunctions ()
988 setup.guidedSetup ()
Appendix C
Simulation & Other Software
C.1 File: fastsim.py
The file fastsim.py contains two classes for different forms of phased-array simulation. The
first class simulates over an entire 2d grid, the second class simulates only at one distance
from the array.
1 from scipy.interpolate import interp1d
2 import numpy as np
3 import time
4
5 class PhasedArrayGridSim ():
6
7 SIM_STEPS = 11 # Number of timesteps in simulation
8 GMF = 0.95 # Fraction of grid sized used for evaluation
9 NORM = 1.0 # Normalization factor for amplitudes , if y-axis values matter
10 SOUND_SPEED = 340.0 # Speed of Sound
11 GS = [800, 425] # Grid Size
12 MP = 360 # Number of measurment points
13 RD = 180.0 / np.pi # Radians to degrees
14
15 def __init__(self):
16 pass
17
18 def setup(self , locations , delays = None , freq =40000 , dist =3.0):
19
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20 if not delays:
21 self.delays = [0 for i in range(len(locations))]
22 else:
23 self.delays = delays
24
25 self.dist = dist
26 self.ZOF = dist * 2. / (self.GS[0] * self.GMF)
27 self.xmid = self.ZOF * self.GS[0] / 2.
28
29 loc = np.array(locations)
30 self.locations = np.subtract(loc , np.average(loc))
31 self.elements = len(self.locations)
32
33 self.bounds = [[self.GS[0] * self.ZOF / -2., 0.],
34 [self.GS[0] * self.ZOF / 2., self.GS[1] * self.ZOF]]
35
36 self.freq = freq * 2 * np.pi
37 self.sim_freq = freq * self.SIM_STEPS / (2 * np.pi)
38
39 self.plot_angles = [(-90. + i * (180. / self.MP))
40 for i in range(self.MP)]
41
42 self.elementResponse ()
43
44 def elementResponse(self):
45
46 response = [0.05, 0.10, 0.18, 0.30, 0.52, 0.64, 0.75, 0.86, 0.96,
47 1.0, 0.96, 0.86, 0.75, 0.64, 0.52, 0.30, 0.18, 0.10, 0.05]
48 response = [1.0 for i in range (19)]
49 response_angles = [-90., -80., -70., -60., -50., -40., -30., -20., -10.,
50 0., 10., 20., 30., 40., 50., 60., 70., 80., 90.]
51 self.response = interp1d(response_angles , response , kind=’cubic ’)
52
53 def preSimulation(self):
54
55 state_size = (self.GS[1], self.GS[0], self.elements)
56 self.pressures = np.zeros ((self.GS[1], self.GS[0], self.SIM_STEPS))
57 self.distances = np.zeros(state_size)
58 self.angles = np.zeros(state_size)
59 self.off_axis = np.zeros(state_size)
60
61 self.rangex = np.arange(self.bounds [0][0] , self.bounds [1][0] , self.ZOF)
62 self.rangey = np.arange(self.bounds [0][1] , self.bounds [1][1] , self.ZOF)
63
64 zerooffx = np.tile(self.rangex , (self.GS[1], 1))
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65 zerooffy = np.tile(self.rangey.reshape(self.GS[1], 1), (1, self.GS[0]))
66
67 for i in range(self.elements):
68
69 distx = np.subtract(zerooffx , self.locations[i])
70 disty = np.subtract(zerooffy , 0.0)
71 self.distances [:, :, i] = np.sqrt(np.add(np.power(distx , 2),
72 np.power(disty , 2)))
73
74 self.angles[:, :, i] = np.subtract(np.multiply(
75 np.arctan2(disty , distx), self.RD), 90)
76
77 self.angles[np.where(self.angles < -90.0)] += 180
78 self.off_axis = self.response(np.abs(self.angles))
79
80 self.inv_dist = np.reciprocal(np.add(self.distances , self.ZOF))
81 self.combined_effect = np.multiply(self.inv_dist , self.off_axis)
82
83 def simulation(self):
84
85 for t in range(self.SIM_STEPS):
86 norm_amp = self.calculatePressureAmplitude(t)
87 self.pressures [:, :, t] = np.sum(norm_amp , axis =2)
88
89 self.findMaximumPressures(dim=2)
90
91 def calculatePressureAmplitude(self , the_time):
92
93 dd = np.divide(self.distances , self.SOUND_SPEED)
94 current_time = the_time / self.sim_freq
95 pd = np.add(self.delays , current_time)
96 phase = np.multiply(self.freq , np.subtract(pd, dd))
97 amp = np.cos(phase)
98
99 normalized_amp = np.multiply(self.combined_effect , amp)
100
101 return normalized_amp
102
103 def findMaximumPressures(self , dim =2):
104
105 self.max_pressures = np.multiply(np.log10(np.multiply(
106 (np.amax(np.abs(self.pressures), dim)),
107 self.NORM)), 20)
108
109 def evaluate(self):
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110
111 pts = np.array(range(self.MP))
112
113 cosx = np.cos(np.divide(pts , (float(self.MP) / np.pi)))
114 xoff = np.multiply(cosx , self.GS[0] * self.GMF / 2.)
115 x = np.add(xoff , self.GS[0] / 2.0).astype(int)
116
117 siny = np.sin(np.divide(pts , (float(self.MP) / np.pi)))
118 y = np.multiply(siny , self.GS[0] * self.GMF / 2.).astype(int)
119
120 self.measurements = [self.max_pressures[y[i]][x[i]]
121 for i in range(self.MP)]
122
123 return (self.measurements , self.plot_angles ,
124 self.max_pressures , (self.rangex , self.rangey),
125 (x, y))
126
127 class PhasedArrayQuickSim ():
128
129 SIM_STEPS = 15 # Number of timesteps in simulation.
130 NORM = 1.0 # Normalization factor for amplitudes , if y-axis values matter.
131 SOUND_SPEED = 340.0 # Speed of Sound
132
133 def __init__(self):
134 pass
135
136 def setup(self , locations , delays = None , freq =40000 , points =500):
137
138 if not delays:
139 self.delays = [0 for i in range(len(locations))]
140 else:
141 self.delays = delays
142
143 loc = np.array(locations)
144 self.locations = np.subtract(loc , np.average(loc))
145 self.elements = len(self.locations)
146
147 self.freq = freq * 2 * np.pi
148 self.sim_freq = freq * self.SIM_STEPS
149
150 self.angles = np.array ([( -90. + i * (180. / points))
151 for i in range(points)])
152
153 self.elementResponse ()
154
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155 def elementResponse(self):
156
157 response = [0.05, 0.10, 0.18, 0.30, 0.52, 0.64, 0.75, 0.86, 0.96,
158 1.0, 0.96, 0.86, 0.75, 0.64, 0.52, 0.30, 0.18, 0.10, 0.05]
159 response = [1.0 for i in range (19)]
160 response_angles = [-90., -80., -70., -60., -50., -40., -30., -20., -10.,
161 0., 10., 20., 30., 40., 50., 60., 70., 80., 90.]
162 self.response = interp1d(response_angles , response , kind=’cubic ’)
163
164 def evaluate(self , distance):
165
166 quadangles = np.multiply(np.add(self.angles , 90.0) , np.pi / 180.0)
167
168 x = np.tile(np.multiply(np.cos(quadangles), distance),
169 (len(self.locations), 1)).T
170
171 y = np.tile(np.multiply(np.sin(quadangles), distance),
172 (len(self.locations), 1)).T
173
174 time = np.array ([ float(t) / self.sim_freq
175 for t in range(self.SIM_STEPS)])
176
177 dx = np.subtract(x, np.tile(self.locations , (len(self.angles), 1)))
178 dy = y
179
180 pressures = np.zeros((len(self.angles), self.SIM_STEPS))
181
182 distances = np.sqrt(np.add(np.power(dx, 2), np.power(dy, 2)))
183 transangs = np.subtract(np.multiply(np.arctan2(dy , dx),
184 180.0 / np.pi), 90.)
185
186 off_axis = self.response(np.abs(transangs))
187 inv_dist = np.reciprocal(np.add(distances , 0.001))
188 combined_effect = np.multiply(inv_dist , off_axis)
189
190 distdelay = np.tile(np.divide(distances , self.SOUND_SPEED),
191 (len(time), 1, 1))
192 transdelay = np.tile(np.array(self.delays), (len(time),
193 len(self.angles), 1))
194
195 timedelay = np.tile(np.reshape(time , (len(time), 1, 1)),
196 (1, len(self.angles), len(self.delays)))
197
198 totaldelay = np.add(distdelay , np.add(transdelay , timedelay))
199 totalphase = np.multiply(totaldelay , self.freq)
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200
201 totalamp = np.cos(totalphase)
202 normamp = np.multiply(combined_effect , totalamp)
203 measurements = np.multiply(np.log10(np.multiply(
204 np.amax(np.abs(np.sum(normamp , axis =2)), axis =0), self.NORM)), 20)
205
206 return np.flipud(measurements), self.angles
C.2 File: highlevelfunctions.py
The file highlevelfunctions.py contains a class which manipulates data obtained from the
phased arrays.
1 import lowlevelfunctions
2 import datatools
3 import numpy as np
4 import serial
5 import time
6 import csv
7
8 LLF = lowlevelfunctions.LowLevelFunctions ()
9 vis = datatools.DataVisualize ()
10
11 class HighLevelFunctions ():
12
13 SOUND_SPEED = 340.0
14
15 def __init__(self):
16
17 self.dac_waveform_fpga = ’None’
18 self.dac_waveform_calc = ’None’
19
20 self.rx_locations = ’None’
21 self.rx_distances = ’None’
22 self.distance_array = ’None’
23
24 self.dac_rate = ’None’
25 self.adc_rate = ’None’
26 self.adc_sample_times = ’None’
27
28 self.adc_channels = ’None’
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29 self.dac_channels = ’None’
30
31 self.adc_blocks = ’None’
32 self.dac_blocks = ’None’
33
34 self.time_between_sample_and_transmit = ’None’
35
36 def connect(self):
37 LLF.connectTo("ADC")
38 LLF.connectTo("DAC")
39
40 def disconnect(self):
41 LLF.disconnectFrom("ADC")
42 LLF.disconnectFrom("DAC")
43
44 def configureDac(self , speed , blocks=1, channels=1, phases=’None’):
45
46 if phases != ’None’:
47 for i in range(len(phases)):
48 coarse_phase = phases[i] - phases[i] % 64
49 fine_phase = phases[i] % 64
50 LLF.setDacCoarsePhase(i, coarse_phase)
51 LLF.setDacFinePhase(i, fine_phase)
52
53 LLF.setChannelCount("DAC", channels)
54 self.dac_channels = channels
55 self.dac_rate = LLF.setDacRefreshSpeed(speed)
56 LLF.setBlockSize("DAC", blocks)
57 self.dac_blocks = blocks
58
59 LLF.loadOptions("DAC")
60
61 def configureAdc(self , speed , blocks =6400 , channels=2, trim_time =0.000):
62
63 LLF.setChannelCount("ADC", channels)
64 rate = LLF.setAdcSampleRate(speed)
65 LLF.setBlockSize("ADC", blocks)
66 LLF.loadOptions("ADC")
67
68 self.adc_sample_times = LLF.calculateAdcTimeArray(offset=trim_time)
69 self.distance_array = self.timeToDistance(self.adc_sample_times)
70 self.adc_channels = channels
71 self.adc_blocks = blocks
72 self.adc_rate = rate
73
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74 def defineDacWaveform(self , the_type , params):
75
76 if the_type == "InvertedCosine":
77 freq = params["Frequency"]
78 calc_freq = freq * LLF.DAC_SKIP_RATE * (
79 self.adc_rate / self.dac_rate)
80
81 amp = params["Amplitude"]
82
83 self.dac_waveform_fpga = LLF.makeOneInvertedCosine(freq , amp)
84 self.dac_waveform_calc = LLF.makeOneInvertedCosine(calc_freq , amp)
85
86 elif the_type == "LinearChirp":
87 start_freq = params["StartFreq"]
88 calc_start_freq = start_freq * 8.0 * float(
89 self.dac_rate / self.adc_rate)
90
91 end_freq = params["EndFreq"]
92 calc_end_freq = end_freq * 8.0 * float(
93 self.dac_rate / self.adc_rate)
94
95 amp = params["Amplitude"]
96 cycle_count = params["CycleCount"]
97
98 self.dac_waveform_fpga = LLF.makeLinearChirp(start_freq ,
99 end_freq , amp , cycle_count)
100
101 self.dac_waveform_calc = LLF.makeLinearChirp(calc_start_freq ,
102 calc_end_freq , amp , cycle_count)
103
104 elif the_type == "LinearCyclicChirp":
105 start_freq = params["StartFreq"]
106 calc_start_freq = start_freq * LLF.DAC_SKIP_RATE * (
107 self.adc_rate / self.dac_rate)
108
109 end_freq = params["EndFreq"]
110 calc_end_freq = end_freq * LLF.DAC_SKIP_RATE * (
111 self.adc_rate / self.dac_rate)
112
113 amp = params["Amplitude"]
114 cycle_count = params["CycleCount"]
115
116 self.dac_waveform_fpga = LLF.makeLinearChirp(start_freq ,
117 end_freq , amp , cycle_count)
118 self.dac_waveform_calc = LLF.makeLinearChirp(calc_start_freq ,
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119 calc_end_freq , amp , cycle_count)
120
121 LLF.uploadDacWaveform(self.dac_waveform_fpga)
122
123 def defineRxTransducerLocations(self , locations):
124
125 self.rx_locations = locations
126 self.rx_distances = locations
127
128 def obtainSamples(self):
129
130 samples = LLF.getOneAdcSampleBlock ()
131
132 return samples
133
134 def transmitWaveform(self):
135
136 LLF.queueTransmitBlock ()
137
138 def sampleAndTransmit(self , first="sample", time_between =0.0):
139
140 if first == "sample":
141 self.time_between_sample_and_transmit = time_between
142 samples = self.obtainSamples ()
143 time.sleep(time_between)
144 self.transmitWaveform ()
145
146 elif first == "transmit":
147 self.time_between_sample_and_transmit = -1 * time_between
148 self.transmitWaveform ()
149 time.sleep(time_between)
150 samples = self.obtainSamples ()
151
152 return samples
153
154 def timeToDistance(self , times):
155
156 distance_array =\
157 [times[i] * self.SOUND_SPEED / 2 for i in range(len(times))]
158
159 return distance_array
160
161 def interpolate(self , the_array , new_times , method=’linear ’):
162
163 interp_array = np.zeros(the_array.shape)
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164
165 if method ==’linear ’:
166 for j in range(the_array.shape [0]):
167 interp_array[j, :] = np.interp(new_times[j, :],
168 self.adc_sample_times ,
169 the_array[j, :])
170 elif method ==’cubic’:
171 for j in range(the_array.shape [0]):
172 f = interp1d(self.adc_sample_times , the_array[j, :], kind=’cubic’
,
173 bounds_error=False , fill_value = 2048)
174 interp_array[j, :] = f(new_times[j, :])
175
176 return interp_array
177
178 def trimValuesAndAddVertically(self , the_array , trim =2048):
179
180 out_array = np.abs(np.average(np.subtract(the_array , trim), 0))
181
182 return out_array
183
184 def correlate(self , the_array , waveform):
185
186 out_array = np.correlate(the_array , waveform , "same")
187
188 return out_array
189
190 def averageSamplesToFit(self , the_array , new_size):
191
192 out_array = np.log10(np.average(np.reshape(the_array , (new_size , -1)), 1)
)
193
194 return out_array
195
196 def computeTimeArrays(self , angles , samples=’Default ’, channels=’Default ’):
197
198 if samples == ’Default ’:
199 samples = self.adc_blocks
200 if channels == ’Default ’:
201 channels = self.adc_channels
202
203 self.time_arrays = np.zeros([len(angles), channels , samples ])
204
205 for i in range(len(angles)):
206 delays = np.multiply(self.rx_distances ,
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207 np.sin(np.radians(angles[i])) /
208 self.SOUND_SPEED)
209 for j in range(channels):
210 self.time_arrays[i, j, :] = np.add(self.adc_sample_times ,
211 delays[j])
212
213 def processForImSonPlot(self , new_samples , angles):
214
215 plot_size = len(angles)
216
217 plot_data = np.zeros((plot_size , plot_size))
218
219 for i in range(len(angles)):
220 # Yuuuup. Justification: avoiding assignments.
221 plot_data[:, i] = \
222 self.averageSamplesToFit(
223 self.correlate(
224 self.trimValuesAndAddVertically(
225 self.interpolate(new_samples , self.time_arrays[i])
226 ), self.dac_waveform_calc
227 ), plot_size
228 )
229
230 return plot_data
231
232 def initializeImagingSonarPlot(self , plot_angles):
233
234 vis.imagingSonarPlotInitialize(len(plot_angles),
235 (plot_angles [0], plot_angles [-1]),
236 (self.distance_array [0],
237 self.distance_array [-1]),
238 colors="RdBu")
239
240 def updateImagingSonarPlot(self , new_data , colorbar , vmin , vmax):
241
242 vis.imagingSonarPlotUpdate(new_data , colorbar , vmin , vmax)
243
244 def panTiltConnect(self , port="/dev/ttyUSB0"):
245 self.pan_tilt_ser = serial.Serial(port , 115200);
246 time.sleep (3)
247
248 def panTiltDisconnect(self):
249 self.pan_tilt_ser.close ()
250 time.sleep (1)
251
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252 def setPanTiltAngle(self , pan_angle , tilt_angle):
253
254 if tilt_angle < 100:
255 tilt_string = "T0" + repr(int(tilt_angle *10))
256 else:
257 tilt_string = "T" + repr(int(tilt_angle *10))
258
259 if pan_angle < 100:
260 pan_string = "P0" + repr(int(pan_angle *10))
261 else:
262 pan_string = "P" + repr(int(pan_angle *10))
263
264 self.pan_tilt_ser.write(pan_string)
265 self.pan_tilt_ser.write(tilt_string)
266
267 def makeSampleFileName(self , elements , trans_type , sample_rate , pan , tilt):
268
269 type_elements_string = trans_type + repr(elements)
270 sample_rate_string = "R" + repr(sample_rate)
271 pan_tilt_string = "P" + repr(pan) + "T" + repr(tilt)
272 extention = ".data"
273 full_name = (type_elements_string + sample_rate_string +
274 pan_tilt_string + extention)
275
276 return full_name
277
278 def saveSampleFile(self , samples , elements , trans_type , sample_rate , pan ,
tilt):
279
280 file_name = makeFileName(elements , trans_type , sample_Rate , pan , tilt)
281 the_file = open(file_name , ’wb’)
282 writer = csv.writer(the_file , quoting=csv.QUOTE_ALL)
283 writer.writerows(samples)
284
285 def loadSampleFile(self , file_name):
286
287 file_name = makeFileName(elements , trans_type , sample_Rate , pan , tilt)
288 the_file = open(file_name , ’wb’)
289
290 return the_file
291
292 def saveAmplitudesFile(self , amplitudes , pans , tilts , name):
293
294 file_name = name
295 fh = open(file_name , ’wb’)
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296
297 for i in range(len(amplitudes)):
298 panstr = "P" + repr(pans[i])
299 tiltstr = "T" + repr(tilts[i])
300 ampstr = "A" + repr(amplitudes[i]) + ";\n"
301 wholestr = panstr + tiltstr + ampstr
302 fh.write(wholestr)
303
304 fh.close ()
305
306 def openAmplitudesFile(self , name):
307
308 fh = open(name)
309 pans = []
310 tilts = []
311 amps = []
312
313 for line in fh.readlines ():
314 pan = line[(line.find("P") + 1) : line.find("T")]
315 tilt = line[(line.find("T") + 1) : line.find("A")]
316 amp = line[(line.find("A") + 1) : line.find(";")]
317 pans.append(float(pan))
318 tilts.append(float(tilt))
319 amps.append(float(amp))
320
321 return pans , tilts , amps
Appendix D
Optimization & Analysis Software
D.1 File: genetic.py
The file genetic.py contains the functions requried for implementation of the genetic algo-
rithms.
1 import numpy as np
2 import fastsim
3
4 class PAGA():
5
6 def __init__(self):
7 pass
8
9 def setup(self , distances , angles =250, lobe_cost =-1., size_cost =2.0,
10 survival_rate =0.2, pop_size =200, member_size =16,
11 member_minimum =0.014 , mutation_variance =0.01):
12
13 self.eval_dist = distances
14 self.angles = angles
15 self.lobe_cost = lobe_cost
16 self.size_cost = size_cost
17 self.survival_rate = survival_rate
18 self.pop_size = pop_size
19 self.member_size = member_size
20 self.min_size = member_minimum
21 self.variance = mutation_variance
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22 self.ignore_width = 10.0 * 180 / self.angles
23
24 self.sim = fastsim.PhasedArrayQuickSim ()
25 self.makePopulation(self.pop_size , self.member_size)
26
27 self.fig = plt.figure(figsize =(9, 7), dpi=100, facecolor=’w’,)
28 self.ax = self.fig.add_subplot (111)
29 self.fig.show()
30
31 def prune(self):
32
33 member_cost = [99999 for i in range(len(self.population))]
34
35 for i in range(len(self.population)):
36 member_cost[i] = self.findCost(self.population[i])
37
38 remaining = self.survival_rate * len(self.population)
39 survivor_index = np.array(member_cost).argsort ()[: remaining]
40
41 survivors = [self.population[item] for item in survivor_index]
42 best_member = self.population[np.argmin(member_cost)]
43
44 self.ax.clear ()
45 self.sim.setup(self.makeLocations(best_member), points=self.angles)
46
47 for i in range(len(self.eval_dist)):
48 result , a = self.sim.evaluate(self.eval_dist[i])
49 self.ax.plot(a, np.subtract(result , np.amax(result)))
50
51 self.ax.set_ylim ([-50, 0])
52 self.ax.grid(True)
53 self.fig.canvas.draw()
54
55 self.printToTerminal(member_cost[np.argmin(member_cost)], best_member)
56 return survivors
57
58 def printToTerminal(self , cost , member):
59
60 print "Best Cost: " + repr(cost)
61 print "Locations:"
62 print self.makeLocations(member)
63
64 def cross(self):
65
66 #print "\ nCrossing Chromosomes Now."
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67 for i in range(int(self.pop_size / 20)):
68 ma = int(np.random.rand() * self.pop_size)
69 mb = int(np.random.rand() * self.pop_size)
70 ca = int(np.random.rand() * self.member_size)
71 cb = int(np.random.rand() * self.member_size)
72
73 temp = self.population[ma][ca]
74 self.population[ma][ca] = self.population[mb][cb]
75 self.population[mb][cb] = temp
76
77 def mutate(self , survivors):
78
79 #print "\ nMutating Population Now."
80 new_population = np.repeat(survivors , int(1/ self.survival_rate), axis =0)
81
82 y = np.shape(new_population)[0]
83 x = np.shape(new_population)[1]
84 mutation = np.multiply(np.random.randn(y, x), self.variance)
85
86 # Only mutate 20% of the chromosomes.
87 mutation[np.where(np.random.rand(y, x) > 0.2)] = 0.0
88
89 self.population = np.add(new_population , mutation)
90 self.population[np.where(self.population
91 <= self.min_size)] = self.min_size
92
93 def findCost(self , member):
94
95 ratios = [0. for i in range(len(self.eval_dist))]
96 locations = self.makeLocations(member)
97 self.sim.setup(locations , points=self.angles)
98
99 for i in range(len(self.eval_dist)):
100 result , a = self.sim.evaluate(self.eval_dist[i])
101 ratios[i] = self.findLobeRatio(result)
102
103 lobe_ratio_cost = np.amin(ratios) * self.lobe_cost
104 width_cost = (locations [0] + locations [-1]) * self.size_cost
105 cost = lobe_ratio_cost + width_cost
106
107 return cost
108
109 def findLobeRatio(self , values):
110
111 center = self.angles / 2
Appendix D. Optimization and Analaysis Software 107
112 main_lobe_value = values[center]
113 values [( center - self.ignore_width):( center + self.ignore_width)] = -99
114 side_lobe_value = values[np.argmax(values)]
115 ratio = main_lobe_value - side_lobe_value
116
117 return ratio
118
119 def makePopulation(self , members , member_size):
120
121 self.population = np.add(np.abs(np.multiply(
122 np.random.randn(members , member_size),
123 self.variance)), self.min_size)
124
125 def makeLocations(self , member):
126
127 locations = [0 for i in range(len(member))]
128 for i in range(1, len(member)):
129 locations[i] = locations[i-1] + member[i]
130
131 return locations
D.2 File: analysis.py
The file analysis.py contains several high-level functions applicable to both measured and
simulated phased arrays.
1 from pylab import imshow , colorbar
2 import matplotlib.pyplot as plt
3 import numpy as np
4 import fastsim
5 import genetic
6 import time
7
8 QS = fastsim.PhasedArrayQuickSim ()
9 GS = fastsim.PhasedArrayGridSim ()
10
11 def makeArrayConfig(configuration):
12 if configuration["type"] == "log":
13
14 k = configuration["value"]
15 minimum = configuration["minimum"]
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16 count = configuration["count"]
17 spacings = [minimum for i in range(count)]
18 for i in range(1, count):
19 spacings[i] = spacings[i-1] * (1 + k)
20
21 print np.average(spacings) * 40000./340.
22
23 elif configuration["type"] == "linear":
24
25 minimum = configuration["minimum"]
26 count = configuration["count"]
27 spacings = [minimum for i in range(count)]
28
29 locations = makeLocations(spacings)
30 return locations
31
32 def makeLocations(spacings):
33
34 locations = [0 for i in range(len(spacings))]
35 for i in range(1, len(spacings)):
36 locations[i] = locations[i-1] + spacings[i]
37
38 return locations
39
40 def plotPressure(pressure , axes=False ,
41 transducers=False , eval_pts=False , extra_lines=False):
42
43 plt.figure(facecolor=’white’, dpi =105)
44 ax = plt.subplot (111)
45
46 if eval_pts:
47 ax.plot(eval_pts [0], eval_pts [1], ’--’, lw=3, alpha =0.25, mfc=’blue’)
48
49 if extra_lines:
50 width = np.shape(pressure)[1]
51 for i in range(len(extra_lines)):
52 new_eval_pts = np.multiply(eval_pts , extra_lines[i])
53 x_avg = int(np.average(new_eval_pts [0]))
54 ax.plot(np.add(np.subtract(new_eval_pts [0], x_avg), width /2),
55 new_eval_pts [1], ’--’, lw=3, alpha =0.25)
56
57 im = imshow(pressure , origin=’lower’, cmap=’RdBu’, interpolation=’bicubic ’)
58
59 if transducers:
60 ax.plot(locx , locy , ’-0’, ms=5, lw=2, alpha =0.7, mfc=’orange ’)
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61 if axes:
62 y = ax.get_yaxis ()
63 ylen = len(y.get_majorticklocs ())-1
64 y_lab = ["%0.2f"%i for i in np.linspace(axes [1][0] , axes [1][-1], ylen)]
65 y_lab.insert(0, ’ ’)
66 y_lab [1] = ’ ’
67 y.set_ticklabels(y_lab)
68 y.set_label_text("Position (Meters)")
69
70 x = ax.get_xaxis ()
71 xlen = len(x.get_majorticklocs ())-1
72 x_lab = ["%0.2f"%i for i in np.linspace(axes [0][0] , axes [0][-1], xlen)]
73 x_lab.insert(0, ’ ’)
74 x_lab [1] = ’ ’
75 x.set_ticklabels(x_lab)
76 x.set_label_text("Position (Meters)")
77
78 ax.grid(True)
79
80 #plt.colorbar(im)
81 plt.show()
82
83 def plotPolarMagnitude( plot_angles , measurements):
84 fig = plt.figure(facecolor=’white ’, dpi =105)
85 for i in range(len(measurements)):
86 ax = fig.add_subplot (111)
87 ax.plot(plot_angles , measurements[i], alpha =0.5, lw=2)
88 ax.grid(True)
89 plt.xlabel("Off -Axis Angle (Degrees)")
90 plt.ylabel("Reduction From Main Lobe (dB)")
91 plt.show()
92
93 def normalize(the_array):
94 new_array = np.subtract(the_array , np.amax(the_array))
95 return new_array
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